An improved genetic algorithm for cell placement

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4113 LNCS - I, Issue , 2006, Pages 523-532

  Nan, Guofang ^a   Li, Minqiang ^a   Shi, Wenlan ^b   Kou, Jisong ^a  

^a TIANJIN UNIVERSITY   (China)

^b Hebei Institute of Vocation and Technology   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CELLS; COMPUTATIONAL METHODS; CONFORMAL MAPPING; FUNCTION EVALUATION; PROBLEM SOLVING; SIMULATED ANNEALING;

BENCHMARK CIRCUITS; COMBINATORIAL OPTIMIZATION PROBLEMS; PARTIAL MAPPED CROSSOVER; SIMULATED ANNEALING ALGORITHMS;

GENETIC ALGORITHMS;

EID: 33749581016     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11816157_65     Document Type: Conference Paper

References (19)

1. Kumar, R., Luo, Z.: Optimizing The Operation Sequence of A Chip Placement Machine Using TSP Model. IEEE Transactions on Electronics Packaging Manufacturing, 26 (1) (2003) 14-21
2. Ishizuka, M., Aida, M.: Achieving Power-law Placement in Wireless Sensor Networks. Autonomous Decentralized Systems, 2005. In Pro. ISADS 2005, (2005) 661-666
3. Alrabady, A. L., Mahud, S. M., Chaudhary, V.: Placement of Resources in the Star Network, Algorithms and Architectures for Parallel Processing, (1996). ICAPP '96. 1996 IEEE Second International Conference on, (1996) 61-67
4. Qiu, L., Padmanabhan, V. N., Voelker, G. M.: On the Placement of Web Server Replicas. In Pro. Twentieth Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM 2001), (2001) 1587-1596
5. John, A. C., Sungho, K.: An Evaluation of Parallel Simulated Annealing Strategies with Application to Standard Cell Placement. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 16 (3) (1997) 398-410
6. Terai, M., Takahashi, K., Sato, K.: A New Min-cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constrain. Design Automation Conference, (1990) 96-102
7. Saurabh, A., Igor, M., Villarrubia, P. G.: Improving Min-cut Placement for VLSI Using Analytical Techniques, IBM ACAS Conference, (2003) 55-62
8. Quinn, J. R., Breuer, M. A.: A Forced Directed Component Placement Procedure for Printed Circuit Boards. IEEE Trans. CAS, 26 (6) (1979) 377-388
9. Suit, S. M., Youssef, H., Barada, H. R., Al-Yamani A.: A Parallel Tabu Search Algorithm for VLSI standard-cell placement. Proceedings of The 2000 IEEE International Symposium on Circuits and Systems (ISCAS 2000), Geneva, 2 (2000) 581-584
10. Manikas, T. W., Mickle, M. H.: A genetic Algorithm for Mixed Macro and Standard Cell Placement. Circuits and Systems, 2 (2002) 4-7
11. Shahookar, K., Mazumder, P.: GASP-a Genetic Algorithm for Standard Cell Placement, Design Automation Conference, 1990 EDAC. Proceedings of the European, (1990) 660-664
12. Grover, L. K.: A New Simulated Annealing Algorithm for Standard Cell Placement. Proc International Conference on CAD, (1986) 378-380
13. Esbensen, H., Mazumder, P.: SAGA: A Unification of The Genetic Algorithm with Simulated Annealing and Its Application to Macro-cell placement. Proceedings of the Seventh International Conference on VLSI Design, (1994) 211-214
14. Yao, B., Hou, W., Hong, X., Cai, Y.: FAME: A Fast Detailed Placement Algorithm for Standard Cell Layout Based on Mixed Min-cut and Enumeration. Chinese Journal of Semiconductors, (2000) 21 (8) 744-753
15. Nan, G., Li, M., Lin, D., Kou, J.: Adaptive Simulated Annealing for Standard Cell Placement. ICNC2005, LNCS 3612, (2005) 943-947
16. Areibi, S.: The Effect of Clustering and Local Search on Genetic Algorithms. Recent Advances In Soft Computing, Leicester, UK (1999) 172-177
17. Kim, C. K., Moon, B R.: Dynamic Embedding for Genetic VLSI Circuit Partitioning. Engineering Applications of Artificial Intelligence, (1998) 67-76
18. Moon, B. R., Lee, Y. S., Kim, C. K.: GEORG: VLSI Circuit Partitioner with a New Genetic Algorithm Framework. Journal of Intelligent Manufacturing, 9 (1998) 401-412
19. Nan, G., Li, M., Kou, J.: Two Novel Encoding Strategies Based Genetic Algorithms for Circuit Partitioning, Proceedings of 2004 International Conference on Machine Learning and Cybernetics, (2004) 2182-2188