Two novel encoding strategies based genetic algorithms for circuit partitioning

Proceedings of 2004 International Conference on Machine Learning and Cybernetics

Volumn 4, Issue , 2004, Pages 2182-2188

  Nan, Guo Fang ^a   Li, Min Qiang ^a   Kou, Ji Song ^a  

^a TIANJIN UNIVERSITY   (China)

Author keywords

CAD; Circuit partitioning; Genetic algorithms; VLSI design

Indexed keywords

BENCHMARKING; COMPUTER AIDED DESIGN; ENCODING (SYMBOLS); HEURISTIC METHODS; ITERATIVE METHODS; LOGIC DESIGN; MICROPROCESSOR CHIPS; OPTIMIZATION; VLSI CIRCUITS;

CIRCUIT PARTITIONING; CONSTRUCTIVE ALGORITHMS; ENCODING STRATEGIES; SILICON CHIPS;

GENETIC ALGORITHMS;

EID: 6344258307     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. Sanchis LA. Multiple-way network partitioning. IEEE Transactions on Computers, Vol.38, No. 1, pp.62-81, 1989.
2. Kernighan BW, Lin S. An Efficient Heuristic Procedure for Partitioning Graphs. Bell System Technical Journal, Vol.49, No.2, pp291-307, 1970.
3. Pinaki Mazumder. Genetic Algorithms for VLSI Design, Layout & Test Automation. Prentice-Hall, pp41-46, 1999.
4. Karypis G, Kumar V. Parallel Multilevel Graph Partitioning. In Proceedings of the 10th International Parallel Processing Symposium, pp. 314-319, 1996.
5. Fiduccia CM, Mattheyses RM. A Linear-Time Heuristic for Improving Network Partitions. 19th ACM/IEEE Design Automation Conference, pp. 175-181, 1982.
6. Krishnamurthy B. An improved min-cut algorithm for partitioning VLSI networks. IEEE Trans on Computer Aided Design., vol.C-33,pp.438-446, 1984.
7. Wei YC, Cheng CK. Ratio cut partitioning for hierarchical design. IEEE Trans. on CAD, 40(7), pages 911-921, 1991.
8. Cong J, Hagen L, Kahng AB. Net Partitions Yield Better Module Partitions. In Proceedings of the ACM/IEEE Design Automation Conference, pp. 47-52, 1992.
9. Areibi S, Vannelli A. An Efficient Clustering Technique for Circuit Partitioning. In IEEE International Symposium on Circuits and Systems, pp 671-674, 1996.
10. Gil C, Ortega J. Parallel Test Generation using Circuit Partitioning and Spectral Techniques. 6th Euromicro Workshop on Parallel and Distributed Processing. pp264-270. 1998.
11. Ball CF, Mlynski DA. A stochastic neural network approach for circuit partitioning. International Symposium on Circuits and Systems pp687-690. 1996.
12. Alpert CJ, Kahng AB.A hybrid multilevel/genetic approach for circuit partitioning. Physical Design Workshop, pp100-105. 1996
13. Moon BR, Kim CK. Genetic VLSI circuit partitioning with dynamic embedding. Knowledge-Based Intelligent Electronic Systems, pp461-469, 1997.
14. Areibi S. The Effect of Clustering and Local Search on Genetic Algorithms, Recent Advances In Soft Computing, Leicester, UK, July 1999.
15. Kim CK, Moon BR. Dynamic embedding for genetic VLSI circuit partitioning, Engineering Applications of Artificial Intelligence. pp67-76. 1998.
16. Moon BR, Lee YS, Kim CK, GEORG: VLSI Circuit Partitioner with a New Genetic Algorithm Framework. Journal of Intelligent Manufacturing, Vol. 9, pp.401-12, 1998
17. Areibi S, Vannelli A. Circuit Partitioning Using a Tabu Search Approach. ISCAS1993: 1643-1646, 1993.
18. Alpert CJ, Huang JH, Kahng AB. Multilevel Circuit Partitioning. 34th ACM/IEEE Design Automation Conference, pp 530-533, 1997.
19. Areibi S. Efficient Hybrid Search Techniques For Circuit Partitioning. IEEE 4th World Multiconference on Circuits, Systems, Communications& Computers, 2000.