Future devices for information processing

Proceedings of ESSCIRC 2005: 31st European Solid-State Circuits Conference

Volumn , Issue , 2005, Pages 7-12

  Cavin, Ralph K ^a   Zhirnov, Victor V ^a  

^a SEMICONDUCTOR RESEARCH CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HEAT GENERATION; HEAT REMOVAL TECHNOLOGY; SWITCHING LIMITS; THERMAL LOADS;

CHIP SCALE PACKAGES; COMPUTER ARCHITECTURE; DATA PROCESSING; DATA STORAGE EQUIPMENT; HEAT SINKS; LOGIC DEVICES; NATURAL FREQUENCIES; SWITCHING;

CMOS INTEGRATED CIRCUITS;

EID: 33749176100     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIR.2005.1541550     Document Type: Conference Paper

References (11)

1. V.V. Zhirnov, R. K. Cavin, J. A. Hutchby, G. I. Bourianoff, Limits to binary logic switch scaling - A gedanken model, Proc. IEEE 91: 1934-1939 (2003)
2. D. C.Brody, Elementary derivation for passage time. J. Phys. A 36: 5587-5593 (2003)
3. R. Landauer, Uncertainty principle and minimal energy-dissipation in the computer, Intern. J. Theoretical Phys. 21: 283-297 (1982)
4. R. C. Merkle, Reversible electronic logic using switches, Nanotechnology 4: 21-40 (1993).
5. W. C. Athas, L. J. Swensson, J. G. Koller, N. Tzartzanis, Low-power digital systems based on adiabatic-switching principles, IEEE Trans. VLSI Syst. 2: 398-407 (1994).
6. A. De Vos, Reversible Computing, Progress in Quant. Electron. 23: 1-49 (1999).
7. R.K. Cavin, V.V. Zhirnov, J.A. Hutchby and G.I. Bourianoff, Energy barriers, demons and minimum energy operation of electronic devices, Proc. SPIE vol. 5844:1-9 (2005).
8. J. A. Sidles, J. L. Gabrini, W. M. Dougherty, and S.-H. Chao, The classical and quantum theory of thermal magnetic noise, with applications in spintronics and quantum microscopy, Proc. IEEE 91: 799-816 (2003).
9. J. E. Brewer, V. V. Zhirnov, J. A. Hutchby, Memory technology from the post CMOS era, IEEE CIRCUITS & DEVICES 21(2) 13-20 (2005).
10. V.V. Zhirnov, J.A. Hutchby, G.I. Bourianoff, and J. E. Brewer, Emerging research logic devices, IEEE CIRCUITS & DEVICES 21(4) 37-46 (2005).
11. J.A. Hutchby, G.I. Bourianoff, V.V. Zhirnov, and J. E. Brewer, Emerging research memory and logic technologies: A critical review, IEEE CIRCUITS & DEVICES 21(4) 47-51 (2005).