Completely verifying memory consistency of test program executions

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2006, Issue , 2006, Pages 168-177

  Manovit, Chaiyasit ^a   Hangal, Sudheendra ^b  

^a STANFORD UNIVERSITY   (United States)

^b Magic Lamp Software   (India)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER PROGRAMMING; COMPUTER SIMULATION; DATA REDUCTION; PROBLEM SOLVING; PROGRAM PROCESSORS;

BUGS; MEMORY MULTIPROCESSORS; PSEUDO-RANDOM TEST PROGRAMS; SUN MICROSYSTEMS (CO);

STORAGE ALLOCATION (COMPUTER);

EID: 33748864011     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2006.1598123     Document Type: Conference Paper

References (18)

1. S.V. Adve and K. Gharachorloo, "Shared Memory Consistency Models: A Tutorial", Digital Western Research Laboratory Technical Report, 1995.
2. st Quarter 2001.
3. th ACM Symposium on Parallel Algorithms and Architectures (SPAA), 2002.
4. th annual ACM symposium on Parallel Algorithms and Architectures, pp. 254-255, ACM, 2003.
5. th ACM Symposium on Parallel Algorithms and Architectures (SPAA), 1994.
6. P.B. Gibbons and E. Korach, "Testing Shared Memories", Siam Journal on Computing, pp. 1208-1244, August 1997.
7. K. Gharachorloo, D. Lenoski, J. Laudon et al, "Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors", Proceedings of the 17th International Symposium on Computer Architecture (ISCA), 1990.
8. S. Hangal, D. Vahia, C. Manovit, J. Lu, and S. Narayanan, "TSOtool: A Program to Verify Multiprocessor Memory Systems Using the Memory Consistency Model", Proceedings of the International Symposium on Computer Architecture (ISCA), 2004.
9. J. Ludden, W. Roesner, G.M. Heiling et al, "Functional Verification of the POWER4 Microprocessor and POWER4 Multiprocessor Systems", IBM Journal of Research and Development, Vol. 46, No. 1, 2002.
10. A. Landin, E. Hagersten, and S. Haridi, "Race-free Interconnection Networks and Multiprocessor Consistency", Proceedings of the 18th Annual International Symposium on Computer Architecture (ISCA), 1991.
11. C. Manovit and S. Hangal, "Efficient Algorithms for Verifying Memory Consistency", Proceedings of the Symposium on Parallelism in Algorithms and Architectures (SPAA), 2005.
12. nd Annual International Symposium on Computer Architecture (ISCA), 2005.
13. D. Marr, S. Thakkar, and R. Zucker, "Multiprocessor Validation of the Pentium Pro Microprocessor", Proceedings of COMPCON, 1996.
14. C. Papadimitriou, "The Serializability of Concurrent Database Updates", Journal of the ACM, 26 (1979), pp. 631-653.
15. th ACM Symposium on Parallel Algorithms and Architectures (SPAA), 1998.
16. P.S. Sindhu, J.M. Frailong, and M. Cekleov, "Formal Specification of Memory Models", Xerox PARC Technical Report, December 1991.
17. S. Taylor, C. Ramey, C. Barner, and D. Asher, "A Simulation-Based Method for the Verification of Shared Memory in Multiprocessor Systems", Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2001.
18. D.L. Weaver, T. Germond, Editors, The SPARC Architecture Version 9, Prentice Hall, 1994.