Dynamic verification of sequential consistency

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2005, Pages 482-493

  Meixner, Albert ^a   Sorin, Daniel J ^b  

^a Duke University   (United States)

^b Duke University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

END-TO-END CORRECTNESS; END-TO-END DYNAMIC VERIFICATION; MEMORY CONSISTENCY MODEL; MULTITHREADED MEMORY SYSTEMS;

BANDWIDTH; BUFFER STORAGE; ERROR ANALYSIS; MATHEMATICAL MODELS; MULTIPROCESSING SYSTEMS;

COMPUTER ARCHITECTURE;

EID: 27544445249     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2005.25     Document Type: Conference Paper

References (19)

1. A. R. Alameldeen et al. Simulating a $2M Commercial Server on a $2K PC. IEEE Computer, 36(2):50-57, Feb. 2003.
2. T. M. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In Proc. of the 32nd Annual IEEE/ACM International Symposium on Microarchitecture, pages 196-207, Nov. 1999.
3. H. W. Cam and M. H. Lipasti. Verifying Sequential Consistency Using Vector Clocks. In Revue in conjunction with Symposium on Parallel Algorithms and Architectures, Aug. 2002.
4. J. F. Cantin, M. H. Lipasti, and J. E. Smith. Dynamic Verification of Cache Coherence Protocols. In Workshop on Memory Performance Issues, June 2001.
5. M. D. Hill. Multiprocessors Should Support Simple Memory Consistency Models. IEEE Computer, 31(8):28-34, Aug. 1998.
6. International Technology Roadmap for Semiconductors, 2003.
7. L. Lamport. Time, Clocks and the Ordering of Events in a Distributed System. Communications of the ACM, 21(7):558-565, July 1978.
8. L. Lamport. How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs. IEEE Trans. on Computers, C-28(9):690-691, Sept. 1979.
9. P. S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, Feb. 2002.
10. C. J. Mauer, M. D. Hill, and D. A. Wood. Full System Timing-First Simulation. In Proc. of the 2002 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pages 108-116, June 2002.
11. A. Meixner and D. J. Sorin. Clouseau: Probabilistic Dynamic Verification of Multithreaded Memory Systems. Tech. Report 2004-2, Department of Electrical and Computer Engineering, Duke University, Sept. 2004.
12. M. Plakal, D. J. Sorin, A. E. Condon, and M. D. Hill. Lamport Clocks: Verifying a Directory Cache-Coherence Protocol. In Proc. of the Tenth ACM Symp. on Parallel Algorithms and Architectures, pages 67-76, June 1998.
13. M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors. In Proc. of the 29th Annual International Symposium on Computer Architecture, pages 111-122, May 2002.
14. J. H. Saltzer, D. P. Reed, and D. D. Clark. End-to-End Arguments in Systems Design. ACM Transactions on Computer Systems, 2(4):277-288, Nov. 1984.
15. P. Shivakumar et al. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In Proc. of the International Conference on Dependable Systems and Networks, June 2002.
16. D. J. Sorin, M. D. Hill, and D. A. Wood. Dynamic Verification of System-Wide Multiprocessor Invariants. In Proc. of the International Conference on Dependable Systems and Networks, pages 281-290, June 2003.
17. D. J. Sorin, M.M.K. Martin, M. D. Hill, and D. A. Wood. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In Proc. of the 29th Annual Int'l Symp. on Computer Architecture, pages 123-134, May 2002.
18. S. C. Woo et al. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proc. of the 22nd Annual International Symposium on Computer Architecture, pages 24-37, June 1995.
19. K. C. Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, 16(2):28-40, Apr. 1996.