High-level architecture exploration for MPEG4 encoder with custom parameters

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 372-377

  Bonaciu, Marius ^a   Bouchhima, Aimen ^a   Youssef, Wassim ^a   Chen, Xi ^a   Cesario, Wander ^b   Jerraya, Ahmed ^a  

^a TIMA LABORATORY   (France)

^b MND   (France)

Author keywords

Architecture exploration; Customization; MPEG4; Multiprocessors SOC architecture; Video encoder

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; TELECOMMUNICATION NETWORKS;

ARCHITECTURE EXPLORATION; CENTRAL PROCESSING UNIT (CPU); CUSTOMIZATION; VIDEO ENCODERS;

IMAGE CODING;

EID: 33748596050     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118393     Document Type: Conference Paper

References (21)

1. AV140 Video Recorder, http://www.archos.com/products/prw_500431.html
2. eXpressDSP compliant MPEG4 Simple Profile Video Encoder for TI TMS320C64x DSPs, http://focus.ti.com/catalog/docs/thirdpartysoftwarefolder.tsp?softwareId= 193
3. st DAC, San Diego, CA, June 2004
4. I. Richardson, "H.264 and MPEG-4 Video compression", white paper
5. Pieter van der Wolf et al, "Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach", CODES-ISSS, Stockholm, Sweden, September 2004
6. th DAC, Anaheim, CA, June 2003
7. L. Formaggio et al, "A Timing-Accurate HW/SW Co-Simulation of an ISS with SystemC", CODES-ISSS 2004, Stockholm, Sweden, September 2004
8. Xtensa LX Xplorer 1.0.1, www.tensilica.com
9. V. Bhaskaran et al, "Image and Video Compression Standards: Algorithms and Architecture", Norwell, MA:Kluwer 1995
10. Y. He et al: "A Software Based MPEG-4 Video Encoder Using Parallel Processing", IEEE Trans. on Circuits and Systems for Video, Nov. 1998
11. K-K. Leung et al, "Parallelization Methodology for Video Coding - An Implementation on the TMS320C80", IEEE Transaction on Circuits and Systems for Video Technology, Dec.2000
12. M.Raulet et al, "Automatic coarse-grain partitioning and automatic code generation for heterogeneous architectures", in proceedings of IEEE Workshop on Signal Processing Systems 2003, Seoul, Korea, Aug.2003
13. C-C. Chiang, "High-Level Heterogenous Distributed Parallel Programming", Proceedings of the 2004 International Symposium on Information and Communication Tech., Las Vegas, Nevada, June 2004.
14. MPICH - A Portable MPI Implementation, http://www-unix.mcs.anl.gov/mpi/ mpich/
15. M4 - a GNU implementation of the UNIX macro processor, http://www.seindal.dk/rene/gnu/whatis.htm
16. Luciano Lavagno et al, "Specification, Modeling and Design Tools for System-on-Chip", ASP-DAC'02/VLSI Design, Jan. 2002
17. ARM7 & ARM946E-S, http://www.arm.com/products/CPUs/index.html
18. Pierre Paulin et al, "Parallel Programming Models for a Multi-Processor SoC Platform Applied to High-Speed Traffic Management", Best paper, ISSS/CODES 2004, September 2004, Stockholm, Sweden.
19. Tensilica XTENSA-LX, http://www.tensilica.com
20. S.-Il Han et al "An Efficient Scalable and Flexible Data Transfer Architecture for Multiprocessor SoC with Massive Distributed Memory", DAC'04, San Diego, USA, June 2004
21. A. A. Jerraya, W. Wolf, "Multiprocessor Systems-on-Chips", Morgan Kaufmann Publishers, ISBN 0-12-385251-X, September 2004