Parallelization methodology for video coding - an implementation on the TMS320C80

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 10, Issue 8, 2000, Pages 1413-1425

  Leung, Kwong Keung ^a,b   Yung, Nelson H C ^a,b   Cheung, Paul Y S ^a,b  

^a IEEE   (Hong Kong)

^b UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL CODING; PARALLELIZATION METHODOLOGY; PROCESSOR CACHE CAPACITY;

CACHE MEMORY; IMAGE COMPRESSION; MATHEMATICAL MODELS; NUMERICAL ANALYSIS; PARALLEL PROCESSING SYSTEMS; PETRI NETS;

IMAGE CODING;

EID: 0034507010     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.889035     Document Type: Article

References (31)

1. "ITU-T recommendation H.261: video codec for audiovisual services at p x 64 kbits," International Telecommunication Union, 1990.
2. "MPEG-1: Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s," ISO/IEC 11172, 1993.
3. "ITU-I recommendation H.263: video coding for low bitrate communication," International Telecommunication Union, 1995.
4. "MPEG-2: Generic coding of moving pictures and associated audio," ISO/IEC 13 818, 1995.
5. "Overview of the MPEG-4 standard," ISO/IEC JTC1/SC29/WG11 N1730, 1997.
6. "MPEG-7: context and objectives (v.5 - Fribourg)," ISO/IEC JTC1/SC29/WG11 N1920, 1997.
7. L. Torres and M. Kunt, Video Coding: The Second Generation Approach. Norwell, MA: Kluwer, 1996.
8. C. Huang and J. L. Wu, "New generation of real-time software-based video codec: Popular video coder II (PVC-II)," IEEE Trans. Consumer Electron., vol. 42, pp. 963-973, Nov. 1996.
9. K. Li and H. Yuen, "A high performance image compression technique for multimedia applications," IEEE Trans. Consumer Electron., vol. 42, pp. 239-243, May 1996.
10. F. Sijstermans and J. Van der Meer, "CD-I full-motion video encoding on a parallel computer," Commun. ACM, vol. 34, no. 4, pp. 81-91, 1991.
11. S. M. Akramullah, I. Ahmad, and M. L. Liou, "Performance of software-based MPEG-2 video encoder on parallel and distributed systems," IEEE Trans. Circuits Syst. Video Technol., vol. 7, pp. 687-695, Aug. 1997.
12. K. Shen, L. A. Rowe, and E. J. Delp, "Parallel implementation of an MPEG-1 encoder: faster than real time," SPIE, vol. 2419, pp. 407-418, Feb. 1995.
13. K. Shen and E. J. Delp, "A spatial-temporal parallel approach for real-time MPEG video compression," in Pro. 25th Int. Conf. Parallel Processing, 1996, pp. II100-II107.
14. N. H. C. Yung and K. K. Leung, "Parallelization of the H.261 video coding algorithm on the IBM SP2 multiprocessor system," in Proc. IEEE Int. Conf. Algorithm, Architectures and Parallel Processing, 1997, pp. 571-578.
15. S. M. Akramullah, I. Ahmad, and M. L. Liou, "Software-based H.263 video encoder using a cluster of workstations," SPIE, vol. 3166, pp. 266-273, Jul. 1997.
16. Y. Yu and D. Anastassiou, "Software implementation of MPEG-II video encoding using socket programming in LAN," SPIE, vol. 2187, pp. 229-240, Feb. 1994.
17. I. Agi and R. Jagannathan, "A portable fault-tolerant parallel software MPEG-1 encoder," Multimedia Tools and Applic., vol. 2, pp. 183-197, 1996.
18. H. Mooshofer, A. Hutter, and W. Stechele, "Parallelization of a H.263 encoder for the TMS320C80 MVP," Texas Instruments, Paris, France, SPRA339, Sept. 1996.
19. W. Lee, J. Golston, R. J. Gove, and Y. Kim, "Real-time MPEG video codec on a single-chip multiprocessor," SPIE, vol. 2187, pp. 32-43, Feb. 1994.
20. T. Akiyama et al., "MPEG-2 video codec using image compression DSP," IEEE Trans. Consumer Electron., vol. 40, pp. 466-472, 1994.
21. C. Bouville, P. Houlier, J. L. Dubois, I. Marchal, B. Thebault, and M. Klefstad, "DVFLEX: A flexible MPEG real time video codec," in Proc. IEEE Int. Conf. Image Processing (ICIP'96), vol. II, 1996, pp. 829-832.
22. K. K. Leung, "Parallelization methodology for video coding - an implementation on the TMS320C80," Dept. Elect. and Electron. Eng., Univ. Hong Kong, Hong Kong, Res. Rep., May 1998.
23. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability. New York: McGraw-Hill, 1993.
24. David and Rene, Petri Nets and Grafcet: Tools for Modeling Discrete Event Systems. Englewood Cliffs, NJ: Prentice-Hall, 1992.
25. C. B. Stunkel et al., "The SP2 high-performance switch," IBM Syst. J., vol. 34, no. 2, pp. 185-204, 1995.
26. (1995, Mar.) TMS320C80 (MVP) Transfer Controller User's Guide. Texas Instruments, USA, Doc. Code: SPRU105A. [Online] Available: http://www.ti.com
27. T. G. Robertazzi, Computer Networks and Systems - Queuing Theory and Performance Evaluation. New York: Springer-Verlag, 1994.
28. TMS320C8x Software Development Board Technical Reference: Texas Instruments, USA, Doc. Code: SPRU178, 1996.
29. TMS320C80 (MVP) Parallel Processor User's Guide: Texas Instruments, USA, Doc. Code: SPRU110A, 1995.
30. N. H. C. Yung and K. C. Chu, "Fast and parallel video encoding by workload balancing," in Proc. IEEE SMC'98, Oct. 1998, pp. 4642-4647.
31. J. D. C. Little, "A proof of the queuing formula L = W," Oper. Res., vol. 9, pp. 383-387, 1961.