An Nth order central symmetrical layout pattern for nonlinear gradients cancellation

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 4835-4838

  Dai, Xin ^a   He, Chengming ^a   Xing, Hanqing ^a   Chen, Degang ^a   Randall Geiger, ^a  

^a Iowa State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FLEXIBLE CELL; GRADIENT EFFECT; LAYOUT PATTERNS; SIMULATION RESULT; UNIT CELLS;

EID: 33749343225     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465715     Document Type: Conference Paper

References (8)

1. P. Drennan, C. McAndrew, "Understanding MOSFET mismatch for analog design," IEEE J. Solid-State Circuits, vol. 38, issue. 3, pp. 450-456, Mar. 2003.
2. Z. Wang, W. Guggenbuhl, "A voltage-controllable linear MOS transconductor using bias offset technique," IEEE J. Solid-State Circuits, vol. 25, issue. 1, pp. 315-317, Feb. 1990.
3. S. Lovett, M. Welten, A. Mathewson, B. Mason, "Optimizing MOS transistor mismatch," IEEE J. Solid-State Circuits, vol. 33, pp. 147- 150, Jan. 1998.
4. M. J. M. Pelgrom, A. C. J. Duinmaijer, A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. SC- 24, pp 1433-1439, 1989.
5. K. Lakshmikumar, R. Hadaway, and M. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1066, 1986.
6. th order circular symmetry pattern and hexagonal tesselation: two new layout techniques cancelling nonlinear gradient," Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on , vol. 1, pp. 237-240, May 2004.
7. Eric Felt, "Measurement and Modeling of MOS Transistor Current Mismatch in Analog IC's," Proc. of ACM, pp. 272-277, 1994.
8. A. Hastings, The Art of Analog Layout. Prentice Hall, New Jersey, 2000.