Energy-constrained software prefetching optimization

Ruan Jian Xue Bao/Journal of Software

Volumn 17, Issue 7, 2006, Pages 1650-1660

  Chen, Juan ^a   Yi, Hui Zhan ^a   Dong, Yong ^a   Yang, Xue Jun ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

Dynamic voltage scaling; Energy constrained; Low power; Performance optimization; Software prefetching

Indexed keywords

EMBEDDED SYSTEMS; ENERGY RESOURCES; FREQUENCIES; OPTIMIZATION; PERFORMANCE;

DYNAMIC VOLTAGE SCALING; EMBEDDED DEVICES; ENERGY CONSTRAINED; ENERGY SUPPLY; INSERTING FREQUENCY-SCALING INSTRUCTIONS; LOW POWER; MEMORY FREQUENCIES; MOBILE DEVICES; PERFORMANCE OPTIMIZATION; PROCESSOR GAIN; SOFTWARE PREFETCHING;

PROGRAM PROCESSORS;

EID: 33747434025     PISSN: 10009825     EISSN: None     Source Type: Journal    
DOI: 10.1360/jos171650     Document Type: Article

References (18)

1. Chen J, Dong Y, Yi HZ, Yang XJ. Energy-Constrained prefetching optimization in embedded applications. In: Yang LT, Amamiya M, Liu Z, Guo MY, Rammig FJ, eds. Proc. of the Embedded and Ubiquitous Computing-EUC 2005. LNCS 3824, Springer-Verlag, 2005. 267-280.
2. Al Enawy TA, Aydin H. Energy-Constrained performance optimizations for real-time operating systems. In: Proc. of the Workshop on Compilers and Operating Systems for Low-Power (COLP 2003). New Orleans, 2003. http://cs.gmu.edu/-aydin/colp03.pdf
3. Rusu C, Melhem R, Mossé D. Maximizing rewards for real-time applications with energy constraints. ACM Trans. on Embedded Computing Systems, 2003,2(4):537-559.
4. Chen J, Dong Y, Yi HZ, Yang XJ. Compiler-Directed energy-aware prefetching optimization for embedded applications. In: Yang LT, Zhou XS, Zhao W, Wu ZH, Zhu YA, Lin M, eds. Proc. of the Embedded Software and Systems: 2nd Int'l Conf., ICESS 2005. LNCS 3820, Springer-Verlag, 2005. 230-243.
5. Zhao RC, Tang ZM, Zhang ZQ, Gao GR. Study on the low power technology of software pipeline. Journal of Software, 2003, 14(8):1357-1363 (in Chinese with English abstract). http://www.jos.org.cn/1000-9825/14/1357.htm
6. Yang HB, Govindarajan R, Gao GR, Cai G. Maximizing pipelined functional units usage for minimum power software pipelining. Technical Report, Delaware: CAPSL at the University of Delaware, 2001,41.
7. Yang HB. Power-Aware compilation techniques for high performance processors [Ph.D. Thesis]. Delaware: University of Delaware, 2004.
8. Mowry TC. Tolerating latency through software-controlled data prefetching [Ph.D. Thesis]. Stanford: Stanford University, 1994.
9. Chen SM, Gibbons PB, Mowry TC. Improving index performance through prefetching. In: Proc. of the 2001 SIGMOD Int'l Conf. on Management of Data. New York: ACM Press, 2001. 235-246. http://citeseer.ist.psu.edu/chen01improving.html
10. Xie F, Martonosi M, Malik S. Compile-Time dynamic voltage scaling settings: Opportunities and limits. In: Proc. of the ACM SIGPLAN 2005 Conf. on Programming Language Design and Implementation (PLDI 2003). New York: ACM Press, 2003. 49-62. http://parapet.ee.princeton.edu/papers/pldi081-xie.pdf
11. Hsu CH, Kremer U, Hsiao M. Compiler-Directed dynamic voltage/frequency scheduling for energy reduction in microprocessors. In: Proc. of the Int'l Symp. on Low Power Electronics and Design (ISLPED 2001). New York: ACM Press, 2001. 275-278.
12. Hsu CH. Compiler-Directed dynamic voltage and frequency scaling for CPU power and energy reduction [Ph.D. Thesis]. New Brunswick: State University of New Jersey, 2003.
13. Fan XB, Ellis CS, Lebeck AR. The synergy between power-aware memory systems and processor voltage scaling. In: Proc. of the Workshop on Power-Aware Computer Systems (PACS 2003). 2003. 164-179. http://www.cs.duke.edu/-alvy/papers/dvs-pacs03.pdf
14. Bianchini R, Lim BH. Evaluating the performance of multithreading and prefetching in multiprocessors. Journal of Parallel and Distributed Computing (JPDC), Special Issue on Multithreading for Multiprocessors, 1996,37(1):83-97.
15. Crusoe processor model TM5700/TM5900 data book. 2004. http://www.transmeta.com/crusoe_docs/tm5900_databook_040204.pdf
16. Burger D, Austin TM. The SimpleScalar tool set, Version 2.0. Technical Report, CS TR 1342, University of Wisconsin-Madison, 1997.
17. Badawy AH, Aggarwal A, Yeung D, Tseng CW. The efficacy of software prefetching and locality optimizations on future memory systems. Journal of Instruction-Level Parallelism 6, 2004. http://www.jilp.org/vol6/
18. http://www.mathworks.com/