Study on the low power technology of software pipeline

Ruan Jian Xue Bao/Journal of Software

Volumn 14, Issue 8, 2003, Pages 1357-1363

  Zhao, Rong Cai ^a,b   Tang, Zhi Min ^b   Zhang, Zhao Qing ^b   Gao, Guang R ^c  

^a INFORMATION ENGINEERING UNIVERSITY   (China)

^b INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^c UNIVERSITY OF DELAWARE   (United States)

Author keywords

Compiler optimization; Dynamic frequency scalable; Low power; Parallel processing; Software pipeline

Indexed keywords

CALCULATIONS; COMPUTER SOFTWARE; FORMAL LOGIC; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS; SCHEDULING;

COMPILER OPTIMIZATION; DYNAMIC FREQUENCY SCALABLE; LOOP CARRIED DEPENDENCE; LOW POWER; MULTI FUNCTION UNITS; SOFTWARE PIPELINE;

PROGRAM COMPILERS;

EID: 0242607595     PISSN: 10009825     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. Altman ER, Govindarajan R, Gao GR. Scheduling and mapping-software pipelining in the presence of structural hazards. In: Wall DW, ed. Proceedings of the ACM SIGPLAN'95 Conference on Programming Language Design and Implementation. New York: ACM Press, 1995. 139-150.
2. Lam M. Software pipelining: An effective scheduling technique for VLIW machines. In: Wexelblat RL, ed. Proceedings of the SIGPLAN 1988 Conference on Programming Language Design and Implementation. New York: ACM Press, 1988. 318-328.
3. Ning Q, Gao GR. A novel framework of register allocation for software pipelining. In: Deusen MV, Lang B, eds. Proceedings of the Conference Recording of the 20th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages. New York: ACM Press, 1993. 29-42.
4. Rau BR, Fisher JA. Instruction-level parallel processing: History, overview and perspective. Journal of Supercomputing, 1993, 7(1/2): 9-50.
5. Zhao RC, Tang ZM, Zhang ZQ, Gao GR. A multithreaded compiler optimization technology with low power. Journal of Software, 2002, 13(6): 1123-1129 (in Chinese with English abstract).
6. Govindarajan R, Altman ER, Gao GR. Minimizing register requirements under resource-constrained rate-optimal software pipelining. In: Mulder H, Farrens M, eds. Proceedings of the 27th Annual International Symposium on Microarchitecture. New York: ACM Press, 1994. 85-94.
7. Ruttenberg J, Gao GR, Stouchinin A, Lichtenstein W. Software pipelining show-down: Optimal vs. heuristic methods in a production compiler. In: Fischer CN, ed. Proceedings of the ACM SIGPLAN'96 Conference on Programming Language Design and Implementation. New York: ACM Press, 1996. 1-11.
8. Yang HB, Govindarajan R, Gao GR, Theobald KB. Power-Performance trade-offs for energy-efficient architectures: A quantitative study. In: International Conference on Computer Design (ICCD) 2002. 2002. http://www.capsl.udel.edu/-hyang/personal.html.