Evaluating the performance of multithreading and prefetching in multiprocessors

Journal of Parallel and Distributed Computing

Volumn 37, Issue 1, 1996, Pages 83-97

  Bianchini, Ricardo ^a   Lim, Beng Hong ^b  

^a FEDERAL UNIVERSITY OF RIO DE JANEIRO   (Brazil)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0030601289     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1006/jpdc.1996.0109     Document Type: Article

References (33)

1. 1. M. Acetta, R. Baron, W. Bolosky, D. Golub, R. Rashid, A. Tevanian, and M. Young. Mach: A new kernel foundation for UNIX development. Proceedings of the Summer 1986 USENIX Conference, July 1986, pp. 93-112.
2. 2. A. Agarwal. Performance tradeoffs in multithreaded processors. IEEE Trans. Parallel Distrib. Systems 3(5), 525-539 (Sept. 1992).
3. 3. A. Agarwal, R. Bianchini, D. Chaiken, K. Johnson, D. Kranz, J. Kubiatowicz, B.-H. Lim, K. Mackenzie, and D. Yeung. The MIT Alewife Machine: Architecture and performance. Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA), June 1995. ACM, New York, pp. 2-13.
4. 4. A. Agarwal, J. Kubiatowicz, D. Kranz, B.-H. Lim, D. Yeung, G. D'Souza, and M. Parkin. Sparcle: An evolutionary processor design for multiprocessors. IEEE Micro 13(3), 48-61 (June 1993).
5. 5. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. Proceedings of the International Conference on Supercomputing, Amsterdam, June 1990. ACM, New York, pp. 1-6.
6. 6. D. Bailey et al. The NAS Parallel Benchmarks. Technical Report RNR-94-007, NASA Ames Research Center, Mar. 1994.
7. 7. R. Bianchini and T. J. LeBlanc. A preliminary evaluation of cachemiss-initiated prefetching techniques in scalable multiprocessors. Technical Report TR 515, Department of Computer Science, Univ. of Rochester, May 1994.
8. 8. B. Boothe and A. Ranade. Improved multithreading techniques for hiding communication latency in multiprocessors. Proceedings of the 19th International Annual Symposium on Computing Architecture (ISCA), Gold Coast, Australia, June 1992. IEEE, New York, pp. 214-223.
9. 9. G. T. Byrd and M. A. Holliday. Multithreaded processor architectures. IEEE Spectrum, 38-46 (Aug. 1995).
10. 10. D. Callahan, K. Kennedy, and A. Porterfield. Software prefetching. Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV), Boston, MA, Apr. 1991. pp. 40-52.
11. 11. D. Chaiken, J. Kubiatowicz, and A. Agarwal. LimitLESS directories: A scalable cache coherence scheme. Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV), Boston, MA, Apr. 1991, ACM, New York, pp. 224-234.
12. 12. T.-F. Chen and J.-L. Baer. A performance study of software and hardware prefetching schemes. Proceedings of the 21st International Symposium on Computer Architecture (ISCA), Chicago, IL, Apr. 1994. ACM, New York.
13. 13. F. Dahlgren, M. Dubois, and P. Stenstrom. Sequential hardware prefetching in shared-memory multiprocessors. IEEE Trans. Parallel Distrib. Systems 6(7), 733-746 (July 1995).
14. 14. P. K. Dubey, A. Krishna, and M. S. Squillante. Analytic performance modeling for a spectrum of multithreaded processor architectures. Computer Science RC 19661, IBM, July 1994.
15. 15. S. Frank, H. B., III, and J. Rothnie. The KSR1: Bridging the gap between shared memory and MPPs. Proceedings of the 38th Annual IEEE Computer Society Computer Conference (COMPCON), San Francisco, CA, 1993. IEEE, New York, pp. 284-294.
16. 16. J. Gosling and H. McGilton. The Java Language Environment, A White Paper. Sun Microsystems Computer Company, Mountain View, CA, Oct. 1995.
17. 17. A. Gupta, J. Hennessy, K. Gharachorloo, T. Mowry, and W.-D. Weber. Comparative evaluation of latency reducing and tolerating techniques. Proceedings of the 18th International Symposium on Computer Architecture (ISCA), Toronto, Canada, May 1991. ACM, New York, pp. 254-263.
18. 18. M. Haines and W. Bohm. An evaluation of software multithreading in a conventional distributed memory multiprocessor. Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing, Dec. 1993.
19. 19. H. Hum et al. The multi-threaded architecture multiprocessor. Technical Report ACAPS Technical Memo 88, McGill Univ. School of Computer Science, Dec. 1994.
20. 20. R. A. Iannucci (Ed.). Multithreaded Computer Architecture - A Summary of the State of the Art. Kluwer, Dordrecht, 1994.
21. 21. S. W. Keckler and W. J. Dally. Processor coupling: Integrating compile time and runtime scheduling for parallelism. Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA), Gold Coast, Australia, June 1992. IEEE, New York, pp. 202-213.
22. 22. D. Kroft. Lockup-free instruction fetch/prefetch cache organization. Proceedings of the 8th Annual Symposium on Computer Architecture (ISCA), June 1981, pp. 81-87.
23. 23. J. Kubiatowicz, D. Chaiken, and A. Agarwal. Closing the window of vulnerability in multiphase memory transactions. Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS V), Boston, MA, Oct. 1992. ACM, New York, pp. 274-284.
24. 24. J. Laudon, A. Gupta, and M. Horowitz. Interleaving: A multithreading technique targeting multiprocessors and workstations. Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI), San Jose, CA, Oct. 1994. ACM, New York, pp. 308-318.
25. 25. D. Lenoski, J. Laudon, K. Gharachorloo, W. Weber, A. Gupta, J. Hennessy, M. Horowitz, and M. Lam. The Stanford DASH multiprocessor. IEEE Computer 25(3):63-79 (Mar. 1992).
26. 26. T. Mowry and A. Gupta. Tolerating latency through software-controlled prefetching in shared-memory multiprocessors. J. Parallel Distrib. Comput. 12(2), 87-106 (June 1991).
27. 27. S. Nemawarkar, R. Govindarajan, G. Gao, and V. Agarwal. Analysis of multithreaded architectures with distributed shared memory. Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing, Dallas, TX, 1993. IEEE, New York, pp. 114-121.
28. 28. G. Papadopoulos and D. Culler, Monsoon: An explicit token-store architecture. Proceedings of the 17th Annual International Symposium on Computer Architecture (ISCA), June 1990, pp. 82-91.
29. 29. R. Saavedra-Barrera, D. Culler, and T. von Eicken. Analysis of multithreaded architectures for parallel computing. Proceedings of the 2nd Annual ACM Symposium on Parallel Algorithms and Architectures, July 1990, pp. 169-177.
30. 30. J. Singh, W.-D. Weber, and A. Gupta. SPLASH: Stanford parallel applications for shared-memory. Technical Report CSL-TR-92-526, Stanford Univ., June 1992.
31. 31. B. Smith. Architecture and applications of the HEP multiprocessor computer system. SPIE 298, 241-248 (1981).
32. 32. R. Thekkath and S. Eggers. The effectiveness of multiple hardware contexts. Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI), San Jose, CA, Oct. 1994. ACM, New York, pp. 328-337.
33. 33. C. A. Waldspurger and W. E. Weihl. Register relocation: Flexible contexts for multithreading. Proceedings of the 20th Annual International Symposium on Computer Architecture (ISCA), San Diego, CA, May 1993. IEEE, New York, pp. 120-130.