Compiler-directed energy-aware prefetching optimization for embedded applications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3820 LNCS, Issue , 2005, Pages 230-243

  Chen, Juan ^a   Dong, Yong ^a   Yi, Huizhan ^a   Yang, Xuejun ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE EQUIPMENT; ENERGY UTILIZATION; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; PERFORMANCE; PROGRAM COMPILERS;

COMPILER OPTIMIZATION TECHNIQUES; ENERGY AWARE PREFETCHING; ENERGY BUDGET; PERFORMANCE LOSSES;

EMBEDDED SYSTEMS;

EID: 33744931140     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11599555_24     Document Type: Conference Paper

References (15)

1. Gang Qu. What is the Limit of Energy Saving by Dynamic Voltage Scaling? In the Proceedings of International Conference on Computer-Aided Design (ICCAD'01), Nov 4-8, 2001, San Jose, CA, USA. pp:560-563.
2. H. Saputra, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, J. S. Hu, C-H. Hsu, U. Kremer. Energy-Conscious Compilation Based on Voltage Scaling. In LCTES'02-SCOPES'02, June 19-21, 2002, Berlin, Germany.
3. Fen Xie, Margaret Martonosi and Sharad Malik. Compile-Time Dynamic Voltage Scaling Settings: Opportunities and Limits. In the Proceedings of ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation (PLDI'03), June 9-11, 2003, San Diego, California, USA.
4. Woo-Cheol Kwon and Taewhan Kim. Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors, In the Proceedings of 2003 Design Automation Conference (DAC'03), June 2-6, 2003, Anaheim, California, USA.
5. Xiaobo Fan, Carla S. Ellis and Alvin R. Lebeck. The Synergy between Power-aware Memory Systems and Processor Voltage Scaling. In Proceedings of the Workshop on Power-Aware Computer Systems (PACS'03), Dec 2003.
6. Todd C. Mowry. Tolerating Latency Through Software-Controlled Data Prefetching. Ph.D. thesis, Stanford University, Computer System Laboratory, March 1994.
7. Shimin Chen, Phillip B. Gibbons and Todd C. Mowry. Improving Index Performance through Prefetching. In Proceedings of the 2001 SIGMOD International Conference on Management of Data, pp: 235-246.
8. Abdel-Hameed Badawy, Aneesh Aggarwal, Donald Yeung, and Chau-Wen Tseng. The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems, Journal of Instruction-Level Parallelism. June 2004.
9. Ricardo Bianchini and Beng-Hong Lim, Evaluating the Performance of Multithreading and Prefetching in Multiprocessors. Journal of Parallel and Distributed Computing (JPDC), special issue on Multithreading for Multiprocessors, August 1996.
10. C. Hsu, U. Kremer, and M. Hsiao. Compiler-Directed Dynamic Voltage/Frequency Scheduling for Energy Reduction in Microprocessors, In International Symp. On Low Power Electronics and Design (ISLPED'01), pages 275-278, August 2001.
11. Chung-Hsing Hsu. Compiler-Directed Dynamic Voltage and Frequency Scaling for CPU Power and Energy Reduction. Ph. D. Dissertation. New Brunswick, New Jersey. October 2003.
12. J. Pouwelse, K. Langendoen, and H. Sips, Dynamic Voltage Scaling on a Low-Power Microprocessor, In the Seventh Annual International Conference on Mobile Computing and Networking 2001, pp: 251-259
13. Crusoe Processor Model TM5700/TM5900 Data Book, http://www.transmeta.com/crusoe_docs/tm5900_databook_040204.pdf
14. D. Burger and T. M. Austin, "The SimpleScalar Tool Set, Version 2.0". CS TR 1342, University of Wisconsin-Madison, June 1997.
15. Juan Chen, Yong Dong, Hui-zhan Yi, Xue-jun Yang. Energy-Constrained Prefetching Optimization in Embedded Applications. To be appeared in the Proceedings of the 2005 IFIP International Conference on Embedded and Ubiquitous Computing (EUC '05). Nagasaki City, Japan, 6-9 December 2005.