Virtual memory window for application-specific reconfigurable coprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 8, 2006, Pages 910-915

  Vuletić, Miljan ^a   Pozzi, Laura ^a,b   Ienne, Paolo ^a  

^a EPFL   (Switzerland)

^b UNIVERSITY OF LUGANO   (Switzerland)

Author keywords

Codesign; Coprocessors; Dynamic prefetching; Operating system (OS); Reconfigurable computing

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; COMPUTER SOFTWARE; PROGRAM PROCESSORS; USER INTERFACES; VIRTUAL REALITY;

CODESIGN; COPROCESSORS; DYNAMIC PREFETCHING; OPERATING SYSTEM (OS); RECONFIGURABLE COMPUTING;

COMPUTER OPERATING SYSTEMS;

EID: 33747424760     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.878481     Document Type: Article

References (12)

1. Altera Excalibur Devices, Altera Corporation, 2003. [Online], Available: http://www.altera.com/literature/
2. Xilinx Virtex ProII Devices, Xilinx Inc., 2003. [Online]. Available: http://www.xilinx.com/
3. H. Walder and M. Platzner, "Online scheduling for block-partitioned reconfigurable devices," in Proc. Des. Autom. Test Eur. Conf. Exhibition, 2003, pp. 290-295.
4. P. Leong, M. Leong, O. Cheung, T. Tung, C. Kwow, M. Wong, and K. Lee, "Pilchard - A reconfigurable computing platform with memory slot interface," in Proc. 9th IEEE Symp. Field-Program. Custom Comput. Machines, 2001, pp. 170-179.
5. V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins, "Designing an operating system for a heterogeneous reconfigurable SoC," in Proc. Int. Parallel Distrib. Process. Symp., Reconfigurable Arch. Workshop (RAW), 2003, pp. 22-26.
6. C. Sullivan and M. Saini, "Software-compiled system design optimizes Xilinx programmable systems," Xcell J., no. 46, pp. 32-37, 2003.
7. M. Vuletić, L. Pozzi, and P. Ienne, "Seamless hardware-software integration in reconfigurable computing systems," IEEE Des, Test Comput., vol. 22, no. 2, pp. 102-13, Mar.-Apr. 2005.
8. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed. San Mateo, CA: Morgan Kaufmann, 2002.
9. M. Vuletić, L. Pozzi, and P. Ienne, "Virtual memory window for a portable reconfigurable cryptography coprocessor," in Proc. 12th IEEE Symp. Field-Program. Custom Comput. Machines, 2004, pp. 24-33.
10. _, "Dynamic prefetching in the virtual memory window of portable reconfigurable coprocessors," in Proc. 14th Int. Conf. Field-Progmm. Logic Appl., 2004, pp. 596-605.
11. N. P. Jouppi, "Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers," in Proc. 17th Annu. Int. Symp. Comput. Arch., 1990, pp. 364-73.
12. S. Palacharla and R. E. Kessler, "Evaluating stream buffers as a secondary cache replacement," in Proc. 21st Annu. Int. Symp. Comput. Arch., 1994, pp. 24-33.