Defect tolerance in multiple-FPGA systems

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 247-254

  Hyder, Zohair ^a   Wawrzynek, John ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DEFECT TOLERANCE; DEFECT-FREE SYSTEMS; MULTIPLE-FPGA SYSTEMS;

COMPUTER NETWORKS; FAULT TOLERANT COMPUTER SYSTEMS; FORMAL LOGIC; PROBABILITY; STATIC RANDOM ACCESS STORAGE; TOPOLOGY;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33746930648     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515730     Document Type: Conference Paper

References (15)

1. M. Abramovici, C. Stroud, C. Hamilton, S. Wijesuriga, and V. Verma. Using roving star's for on-line testing and diagnosis for fpgas in fault tolerant applications. Proc. International Test Conf., 1999.
2. B. Bollobas. Random Graphs. Cambridge University Press, 2001.
3. T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein. Introduction to Algorithms. MIT Press, 2001.
4. W. B. Culbertson, R. Amerson, R. J. Carter, P. Kuekes, and G. Snider. Defect tolerance on the teramac custom computer. Proc. FPGAs for Custom Computing Machines, 1997.
5. J. A. Cunningham. The use and evaluation of yield models in integrated circuit manufacturing. IEEE Trans. on Semiconductor Manufacturing, May 1990.
6. D. Das and N. A. Touba. A low cost approach for detecting, locating, and avoiding interconnet faults in fpga-based reconfigurable systems. Proc. of IEEE International Conf. on VLSI Design, 1999.
7. A. Doumar, S. Kaneko, and H. Ito. Defect and fault tolerance fpgas by shifting the configuration data. Proc. Defect and Fault Tolerance, 1999.
8. S. Dutt, V. Shanmugavel, and S. Trimberger. Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays. Proc. International Conf. on Computer Aided Design, 1999.
9. F. Hanchek and S. Dutt. Methodologies for tolerating cell and interconnect faults in fpgas. IEEE Trans. on Computers, January 1998.
10. F. Hatori. Introducing redundancy in field programmable gate arrays. Proc. IEEE Custom Integrated Circuits Conf, 1993.
11. W. K. Huang, M. Y. Zhang, F. J. Meyer, and F. Lombardi. A xor-tree based technique for constant testability of configurable fpgas. Proc. Asian Test Symp., 1997.
12. T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira, and T. Okamoto. Universal test complexity for field-programmable gate arrays. Proc. Asian Test Symp., 1995.
13. M. Renovell, J. M. Portal, J. Figueras, and Y. Zorian. Testing the interconnect of ram-based fpgas. IEEE Design and Test of Computers, 1998.
14. M. B. Tahoori. Application-dependent testing of fpga interconnect. Proc. Defect and Fault Tolerance, 2003.
15. M. B. Tahoori. Using satisfiability in application-dependent testing of fpga interconnects. Proc. Design and Automation Conference, 2003.