Power efficiency evaluation in Dickson and voltage doubler charge pump topologies

Microelectronics Journal

Volumn 37, Issue 10, 2006, Pages 1128-1135

  Baderna, Davide ^a   Cabrini, Alessandro ^a   Pasotti, Marco ^a   Torelli, Guido ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

Charge pump; Dickson; Power efficiency; Voltage doubler

Indexed keywords

CAPACITANCE; ELECTRIC CHARGE; ELECTRIC POTENTIAL; ELECTRIC POWER SYSTEMS;

DICKSON; POWER EFFICIENCY; VOLTAGE DOUBLER CHARGE PUMP TOPOLOGIES;

CMOS INTEGRATED CIRCUITS;

EID: 33746849359     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2005.12.013     Document Type: Article

References (16)

1. Cappelletti P., Golla C., Olivo P., and Zanoni E. Flash Memories (1999), Kluwer, Norwell, MA
2. Dickson J.F. On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique. IEEE J. Solid-State Circuits SC-11 3 (1976) 374
3. Tanzawa T. A dynamic analysis of the Dikson charge pump. IEEE J. Solid-State Circuits 32 8 (1997) 1231-1240
4. Umezawa A., Atzumi S., Kuriyama M., Banba H., Imamiya K., Naruke K., Yamada S., Obi E., Oshikiri M., Suzuki T., and Tanaka S. A 5-V-only operation 0.6-μm flash EEPROM with row decoder scheme in triple-well structure. IEEE J. Solid-State Circuits 27 11 (1992) 1540-1546
5. 2, 1.8-V-only. 16-Mb DINOR flash memory with gate-protected-ploy-diode (GPPD) charge pump. IEEE J. Solid State Circuits 34 11 (1999) 1551-1556
6. Umezawa A., et al. A 5v-only operation 0.6-μm flash EEPROM with row decoder scheme in triple-well technology. IEEE J. Solid-State Circuits SC27 11 (1982) 1540-1546
7. Wu J., and Chang K. MOS charge pumps for low-voltage operation. IEEE J. Solid-State Circuits 33 (1998) 592-597
8. Witters J.S., Groeseneken G., and Maes H.E. Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits. IEEE J. Solid-State Circuits 24 5 (1989) 1372-1380
9. Hongchin Lin, Nai-Hsien Chen, An efficient clock scheme for low-voltage four-phase charge pumps, Proceedings of Technical Papers International Symposium on VLSI Technology, Systems, and Applications, 2001, pp. 228-231.
10. Favrat P., Deval P., and Declercq M.J. A high-efficiency CMOS voltage doubler. IEEE J. Solid-State Circuits 33 3 (1998) 410-416
11. Starzyk J.A., Jan Y.-W., and Qui F. A DC-DC charge pump design based on voltage doublers. IEEE Trans. on Circuits Syst. 48 3 (2001) 350-359
12. Pelliconi R., Iezzi D., Baroni A., Pasotti M., and Rolandi P.L. Power efficient charge pump in deep submicron standard CMOS technology. IEEE J. Solid-State Circuits 38 6 (2003) 1068-1071
13. Weste N.H.E., and Eshraghian K. Principles of CMOS VLSI Design. Addison Wesley VLSI Systems Series (1994), Addison Wesley, Reading, MA
14. Wang C., and Wu J. Efficiency improvement in charge-pump circuits. IEEE J. Solid-State Circuits 32 (1997) 852-860
15. Palumbo G., Pappalardo D., and Gaibotti M. Charge-pump circuits: power-consumption optimization. IEEE Trans. Circuits Syst. 49 11 (2002) 1535-1542
16. Palumbo G., Barniol N., and Bethaoui M. Improved behavioral and design model of an Nth order charge pump. IEEE Trans. Circuit Syst. I 47 (2000)