Optimization of reconfiguration overhead by algorithmic transformations and hardware matching

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Rullmann, Markus ^a   Siegel, Sebastian ^a   Merker, Renate ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMIC BLOCKS; ALGORITHMIC TRANSFORMATIONS; NESTED LOOP PROGRAMS; RECONFIGURATION COSTS;

ALGORITHMS; COMPUTER HARDWARE; COMPUTER PROGRAMMING; OPTIMIZATION;

PARALLEL PROCESSING SYSTEMS;

EID: 33746295990     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.314     Document Type: Conference Paper

References (9)

1. U. Eckhardt and R. Merker. Hierarchical Algorithm Partitioning at System Level for an Improved Utilization of Memory Structures. IEEE Transactions on CAD, 18(1): 14-24, January 1999.
2. H. Frhlich, A. Koair, and B. Zajc. Parallel genetic algorithm for optimizing run-time reconfigurable circuits. 1:37-40, May 2000.
3. 5/2 algorithm for maximum matchings in bipartite graphs. SIAM Journal of Computing, 2(4):225-231, December 1973.
4. S. Lange and M. Middendorf. The partition into hypercontexts problem for hyperreconfigurable architectures. In Field Programmable Logic and Application: 14th International Conference, FPL 2004, volume LCNS 3203/2004, pages 251-260, September 2004.
5. T. Oppold, T. Schweizer, T. Kuhn, and W. Rosenstiel. Cost functions for the design of dynamically reconfigurable processor architectures. In The 12th Workshop on Synthesis And System Integration of Mixed Information technologies - SASIMI 2004, pages 443-450, October 2004.
6. N. Shirazi, W. Luk, and P. Cheung. Automating production of run-time reconfigurable designs. In Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, pages 147-156. IEEE Computer Society Press, April 1998.
7. S. Siegel and R. Merker. Algorithm Partitioning including Optimized Data-Reuse for Processor Arrays. In Proc. IEEE International Conference on Parallel Computing in Electrical Engineering (PARELEC 2004), pages 85-90, September 2004.
8. S. Siegel and R. Merker. Optimized Data-Reuse in Processor Arrays. In Proc. IEEE Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP 2004), pages 315-325, September 2004.
9. H. Zhining and S. Malik. Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks. In Design, Automation and Test in Europe Conference and Exhibition, DATE 2001, pages 735-740, March 2001.