Optimized data-reuse in processor arrays

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2004, Pages 315-325

  Siegel, Sebastian ^a   Merker, Renate ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; CONSTRAINT THEORY; DATA STORAGE EQUIPMENT; DATA TRANSFER; ENERGY UTILIZATION; MOTION ESTIMATION; OPTIMIZATION;

DATA-REUSE; DESIGN FLOWS; PROCESSING ELEMENTS (PE); PROCESSOR ARRAYS;

PROGRAM PROCESSORS;

EID: 11244270823     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. D. Cachera, P. Quinton, S. Rajopadhye, and T. Risset. Proving properties of multidimensional recurrences with application to regular parallel algorithms. In Proceedings 6th International Workshop on Formal Methods for Parallel Programming: Theory and Applications (FMPPTA), pages 1491-1498, April 2001.
2. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom Memory Management Methodology - Exploration of Memory Organisation for Embedded Multimedia System Design. Kluwer Acad., Boston, 1998.
3. U. Eckhardt. Algorithmus-Architektur-Codesign für den Entwurf digitaler Systeme mit eingebetteter Speicherhier-archie. PhD thesis, Technische Universität Dresden, Dresden, 2001.
4. U. Eckhardt and R. Merker. Co-Partitioning - A Method for Hardware / Software Codesign for Scalable Systolic Arrays. In R. Hartenstein and V. Prasanna, editors, Reconfigurable Architectures, pages 131-138. IT Press, Chicago, 1997.
5. U. Eckhardt and R. Merker. Hierarchical Algorithm Partitioning at System Level for an Improved Utilization of Memory Structures. IEEE Transactions on CAD, 18(1):14-24, January 1999.
6. U. Eckhardt, R. Schüffny, and R. Merker. Relocalization of Data Dependences in Partitioned Affine Indexed Algorithms. In R. Merker and W. Schwarz, editors, System Design Automation; Fundamentals, Principles, Methods, Examples, pages 45-55. Kluwer Academic Publishers, 2001.
7. D. Fimmel. Optimaler Entwurf paralleler Rechenfelder unter Verwendung ganzzahliger linearer Optimierung. PhD thesis, Technische Universität Dresden, April 2002.
8. S. Y. Kung. VLSI array processors. Information and System Science Series. Prentice Hall, Englewood Cliffs, New Jersey, 1988.
9. PARO Design System Project, www12.informatik.uni-erlangen.de/research/ paro.
10. S.K. Rao. Regular Iterative Algorithms and their Implementations on Processor Arrays. PhD thesis, Stanford University, 1985.
11. F. Rastello and Y. Robert. Automatic partitioning of parallel loops with parallelepiped-shaped tiles. IEEE Transactions on Parallel and Distributed Systems, 13(5):460-470, May 2002.
12. R. Schreiber, S. Aditya, B. Ramakrishna Rau, V. Kathail, S. Mahlke, S. Abraham, and O. Snider. High-level synthesis of nonprogrammable hardware accelerators. In Proc. IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pages 113-124, July 2000.
13. J. Teich. A Compiler for Application-Specific Processor Arrays. PhD thesis, University of Saarland, Verlag Shaker, Aachen, 1993.
14. J. Teich and L. Thiele. Exact Partitioning of Affine Dependence Algorithms. In E. F. Deprettere, J. Teich, and S. Vassiliadis, editors, Embedded Processor Design Challenges, volume 2268 of Lecture Notes in Computer Science (LNCS), pages 135-153, Springer, Berlin, March 2002.
15. J. Teich, L. Thiele, and L. Zhang. Scheduling of Partitioned Regular Algorithms on Processor Arrays with Constrained Resources. In ASAP96- Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors, pages 131-144, Chicago, U.S.A., Aug. 1996.