Improving EHW performance introducing a new decomposition strategy

2004 IEEE Conference on Cybernetics and Intelligent Systems

Volumn , Issue , 2004, Pages 439-444

  Stomeo, Emanuele ^a   Kalganova, Tatiana ^a  

^a BRUNEL UNIVERSITY   (United Kingdom)

Author keywords

Evolutionary computation; Evolvable hardware; Logic design; Problem decomposition

Indexed keywords

C (PROGRAMMING LANGUAGE); EVOLUTIONARY ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS; FUNCTIONS; LOGIC CIRCUITS; LOGIC GATES; OPTIMIZATION; PROBLEM SOLVING;

DYNAMIC FITNESS FUNCTION; EVOLVABLE HARDWARE (EHW); INTERNAL CONNECTIVITY; SHANNON DECOMPOSITION;

COMPUTER HARDWARE;

EID: 11244294963     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. Yao, X.; Higuchi, T.; "Promises and challenges of evolvable hardware" IEEE Trans. Systems, Man and Cybernetics, Part C, vol. 29, pp. 87 - 97, February 1999.
2. V. K. Vassilev, J. F. Miller "Scalability problems of digital circuit evolution" Proc. of the 2nd NASA/DOD Workshop on Evolvable Hardware, pp. 55-64. Los Alamitos, CA: IEEE Computer Society
3. C. A. Coello, A. D. Christiansen and A. A. Hernández, "Towards automated evolutionary design of combinational circuits", Computers and Electrical Engineering, Pergamon Press, Vol. 27, No. 1, pp. 1-28, January 2001
4. T. Higuchi, M. Murakawa, M. Iwata, I. Kajitani, Weixin Liu, M. Salami, "Evolvable hardware at function level"; IEEE International Conference on Evolutionary Computation, pp. 187 -192, April 1997
5. T. Kalganova, "Bidirectional incremental evolution in evolvable hardware", Proc. of The Second NASA/DoD Workshop on Evolvable Hardware. IEEE Computer Society. Palo Alto, California, USA.
6. J. Torresen, "A divide-and-conquer approach to evolvable hardware", Evolvable Systems: From Biology to Hardware. Second International Conference, ICES 98, volume 1478 of Lecture Notes in Computer Science, pp 57-65. Springer-Verlag, 1998.
7. J. Torresen, "Increased complexity evolution applied to evolvable hardware", ANNIE'99, November 1999, St. Louis, USA.
8. J. Torresen, "Evolving multiplier circuits by training set and training vector partitioning". In proc. of Fifth Int. Conf. on Evolvable Hardware (ICES03), Springer LNCS 2606, pp. 228-237, March 2003
9. T. Kalganova, J. Miller, "Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness". Proc. of the First NASA/DoD Workshop on Evolvable Hardware. IEEE Computer Society, pp. 54-63. July 1999
10. J. Miller. "An empirical study of the efficiency of learning Boolean functions using a Cartesian genetic programming approach" In Proc. of the Genetic and Evolutionary Computation Conference, volume 1, pp. 1135-1142, Orlando, USA, July 1999.
11. D.E. Goldberg. Genetic algorithm in search, optimization and machine learning. Addison-Wesley Publishing Company, Incorporated, Reading, Massachusetts, 1989.
12. S. Yang. "Logic synthesis and optimisation benchmark user guide version 3.0, MCNC, 1991".