An adaptive bandwidth phase locked loop with locking status indicator

Proceedings - 9th Russian-Korean International Symposium on Science and Technology, KORUS-2005

Volumn 1, Issue , 2005, Pages 826-829

  Choi, Young Shig ^a   Choi, Hyuk Hwan ^a   Kwon, Tae Ha ^a  

^a Pukyong National University   (South Korea)

Author keywords

Fast locking; Locking status indicator; Loop bandwidth; Low jitter; Phase locked loop; Schmitt trigger

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; FREQUENCIES; JITTER; TRIGGER CIRCUITS;

FAST LOCKING; LOCKING STATUS INDICATORS (LSI); LOOP BANDWIDTH; LOW JITTER; SCHMITT TRIGGER;

PHASE LOCKED LOOPS;

EID: 33746168711     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/KORUS.2005.1507914     Document Type: Conference Paper

References (6)

1. M. Mizuno et al., "A 0.18um CMOS hot-standby phase-locked loop using a noise immune adaptive-gain voltage-controlled oscillator," ISSCC Dig. Tech. Papers, pp. 268-269, Feb, 1995 G.
2. Roh, Y. Lee, and B. Kim, "An optimum phase-acquisition technique for charge-pump phase-locked loops," IEEE Trans. Circuit Syst.II, vol. 44, pp. 729-740, Sept. 1997
3. Ching-Yuan Yang and Shen-Iuan Liu, "Fast-Switching Frequency. Synthesizer with a Discriminator-Aided Phase Detector," IEEE J, Solid-State Circuits, vol. 35, No. 10, October 2000
4. Joonsuk Lee, and Beomsup Kim, "A Low-Noise Fast Lock Phase Locked Loop with Adaptive Bandwidth Control," IEEE J, Solid-State Circuits, vol. 35, pp.1137-1145, Aug. 2000
5. Cicero S. Vaucher, "An Adaptive PLL Tuning system Architecture Combining High Spectral Purity and Fast Settling Time," IEEE J, Solid-State Circuits, vol. 35, No. 4, April 2000
6. Tai-Cheng Lee and Behzad Razavi, " A Stabilization Technique for Phase-Locked Frequency Synthesizers," IEEE J, Solid-State Circuits, vol. 38, No. 6, June 2003