SCOPUS 정보 검색 플랫폼

International Conference on ASIC, Proceedings

Volumn , Issue , 2001, Pages 85-90

Using a hardware model checker to verify software

(3) Edwards, Stephen A a Ma, Tony a Damiano, Robert a

a Columbia University ^* (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; C (PROGRAMMING LANGUAGE); COMPUTER AIDED DESIGN; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MATHEMATICAL MODELS; RECURSIVE FUNCTIONS; STORAGE ALLOCATION (COMPUTER);

AUTOMATIC TEST PATTERN GENERATION; EMBEDDED SOFTWARE; HARDWARE MODEL CHECKER;

INTEGRATED CIRCUIT TESTING;

EID: 0035720870 PISSN: None EISSN: None Source Type: Journal
DOI: None Document Type: Conference Paper

Times cited : (10)

References (14)

1
- 0004072686
- Addison-Wesley, Reading, Massachusetts
- (1988) Compilers, Principles, Techniques, and Tools
- Aho, A.V.¹ Sethi, R.² Ullman, J.D.³

2
- 84947232436
- Bebop: A symbolic model checker for Boolean programs
- Stanford, California, August; Springer-Verlag
- (2000) SPIN Model Checking and Software Verification (Proceedings of the 7th International SPIN Workshop), Volume 1885 of Lecture Notes in Computer Science , pp. 113-130
- Ball, T.¹ Rajamani, S.K.²

3
- 0012889938
- Checking temporal properties of software with Boolean programs
- (2000) Proceedings of the Workshop on Advances in Verification, Chicago, USA, July
- Ball, T.¹ Rajamani, S.K.²

4
- 0001799346
- Esterel on hardware
- (1992) Philosophical Transactions of the Royal Society of London, Series A , vol.339 , pp. 87-104
- Berry, G.¹

5
- 0033697422
- Bandera: Extracting finite-state models from Java source code
- Proceedings of the 22nd International Conference on Software Engineering, Limerick, Ireland, June 2000
- Corbett, J.¹ Dwyer, M.B.² Hatcliff, J.³ Laubach, S.⁴ Pǎsǎreanu, S.⁵ Robby⁶ Zheng, H.⁷

6
- 0026243790
- Efficiently computing static single assignment form and the control dependence graph
- October
- (1991) ACM Transactions on Programming Languages and Systems , vol.13 , Issue.4 , pp. 451-490
- Cytron, R.¹ Ferrante, J.² Rosen, B.K.³ Wegman, M.N.⁴ Zadeck, F.K.⁵

7
- 0004077620
- McGraw-Hill, New York
- (1994) Synthesis and Optimization of Digital Circuits
- De Micheli, G.¹

8
- 0034480956
- Smart simulation using collaborative formal simulation engines
- San Jose, California, November
- (2000) Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD) , pp. 120-126
- Ho, P.-H.¹ Shiple, T.² Harer, K.³ Kukula, J.⁴ Damiano, R.⁵ Bertaccol, V.⁶ Taylor, J.⁷ Long, J.⁸

9
- 18944390941
- The model checker SPIN
- May
- (1997) IEEE Transactions on Software Engineering , vol.23 , Issue.5 , pp. 279-294
- Holzmann, G.J.¹

10
- 0003657590
- Addison-Wesley, Reading, Massachusetts, second edition
- (1997) The Art of Computer Programming , vol.3
- Knuth, D.E.¹

11
- 0002626333
- Resolution of dynamic memory allocation and pointers for the behavioral synthesis from C
- Paris, France, March
- (2000) Proceedings of Design, Automation, and Test in Europe , pp. 312-319
- Sémeria, L.¹ Sato, K.² De Micheli, G.³

12
- 0008598887
- The FLaSH compiler: Efficient circuits from functional specifications
- Technical Report tr.2000.3, AT&T Laboratories Cambridge
- (2000)
- Sharp, R.W.¹ Mycroft, A.²

13
- 0004312443
- Harvard University; Machine SUIF documentation set
- (2000) An Introduction to Machine SUIF and Its Portable Libraries for Analysis and Optimization
- Smith, M.D.¹ Holloway, G.²

14
- 0034841972
- Formal property verification by abstraction refinement with formal, simulation and hybrid engines
- Proceedings of the 38th Design Automation Conference, Las Vegas, Nevada, June 2001
- Wang, D.¹ Ho, P.-H.² Long, J.³ Kukula, J.⁴ Zhu, Y.⁵ Ma, T.⁶ Damiano, R.⁷

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.