An analysis of determinacy using a trace-theoretic model of asynchronous circuits

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2003, Pages 121-128

  Josephs, Mark B ^a  

^a LONDON SOUTH BANK UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; SEMANTICS;

ASYNCHRONOUS CIRCUITS; FAILURES-DIVERGENCES; INPUT-OUTPUT SYSTEMS; NEW RESULTS; NONDETERMINISTIC BEHAVIOR; PROCESS THEORY; RECEPTIVE PROCESS; SEMANTIC MODELLING; SWITCHING BEHAVIORS; THEORETIC MODEL;

TIMING CIRCUITS;

EID: 77957933195     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2003.1199172     Document Type: Conference Paper

References (17)

1. M.E. Bush, M.B. Josephs, Some limitations to speed-independence in asynchronous circuits, in: Proc. of the Second Int'l Symp. on Advanced Research in Asynchronous Circuits and Systems, pp. 104-111, IEEE CS Press, 1996.
2. D.L. Dill, Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, ACM Distinguished Dissertation Series, MIT Press, 1989.
3. C.A.R. Hoare, Communicating Sequential Processes, Prentice Hall Int'l Series in Comp. Sci., 1985.
4. D.A. Huffman, The Design and Use of Hazard-Free Switching Networks, Journal of the ACM, 4(41):47-62, 1957.
5. M.B. Josephs, Receptive process theory, Acta Informatica, 29:17-31, 1992.
6. M.B. Josephs, A.M. Bailey, The Use of Si-Algebra in the Design of Sequencer Circuits, Formal Aspects of Computing, 9:395-408, 1997.
7. G. Kahn, The semantics of a simple language for parallel programming, in J.L. Rosenfeld (ed.) Information Processing '74, North-Holland, 1974, pp. 471-475.
8. R.M. Keller, A fundamental theorem of asynchronous parallel computation, Lect. Notes in Comp. Sci., 24:102-112, 1975.
9. A.J. Martin, Programming in VLSI: From Commmunicating Processes to Delay-Insensitive Circuits, in C.A.R. Hoare (ed.) UT Year of Programming: Institute on Concurrent Programming, pp. 1-64, Addison-Wesley, 1989.
10. R. Milner, Communication and Concurrency, Prentice Hall Int'l Series in Comp. Sci., 1989.
11. D.E. Muller, W.S. Bartky, A Theory of Asynchronous Circuits, in: Proc. of an Int'l Symp. on the Theory of Switching, Part I, pp. 204-243, Harvard University Press, 1959.
12. C.L. Seitz, System Timing, Chapter 7 in C. Mead, L. Conway (eds.) Introduction to VLSI Systems, Addison-Wesley, 1980, pp. 218-262.
13. S.F. Scott, A.E. Zwarico, Correct Compilation of Specifications of Deterministic Asynchronous Circuits, Formal Methods in System Design, 7:155-226, 1995.
14. J.T. Udding, Classification and Composition of Delay-Insensitive Circuits, PhD Thesis, Eindhoven University of Technology, 1984.
15. C.H. van Berkel, F. Huberts, A. Peeters, Stretching Quasi Delay Insensitivity by Means of Extended Isochronic Forks, in: Proc. of the Second Working Conference on Asynchronous Design Methodologies, pp. 99-106, IEEE CS Press 1995.
16. V.I. Varshavsky (ed.) Self-Timed Control of Concurrent Processes, Kluwer Academic Publishers, 1990.
17. T. Verhoeff, Analyzing Specifications for Delay-Insensitive Circuits, in: Proc. of the Fourth Int'l Symp. on Advanced Research in Asynchronous Circuits and Systems, pp. 172-183, IEEE CS Press, 1998.