Magnetic tunnelling junction based FPGA

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2006, Pages 123-130

  Bruchon, Nicolas ^a   Torres, Lionel ^a   Sassatelli, Gilles ^a   Cambon, Gaston ^a  

^a LIRMM   (France)

Author keywords

FPGA; Magnetic tunneling junction; Non volatility

Indexed keywords

ARRAYS; ELECTRON TUNNELING; ENERGY UTILIZATION; MAGNETIC PROPERTIES; RANDOM ACCESS STORAGE; SEMICONDUCTOR JUNCTIONS;

MAGNETIC RANDOM ACCESS MEMORIES (MRAM); MAGNETIC TUNNELING JUNCTIONS (MTJ); NON VOLATILITY; REAL TIME CONFIGURATION (RTC);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33745859751     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1117201.1117220     Document Type: Conference Paper

References (11)

1. Min She, "Semiconductor flash memory scaling", PhD, University of California Berkeley, (2003)
2. Stuart S.P.Parkin et al. Giant tunneling magnetoresistance at room temperature with MgO (100) tunnel barriers,nature materials, online publication www.nature.com/naturematerials, (2004)
3. V. Javerliac, SPINTEC, private communication, (2005)
4. H. Jinhee et al. "Characterization of the electrical and magnetic properties of sub-micron MTJ cells using scanning probe microscope interfaced with an external magnetic field generator", in Applied Surface Science 237, pp593-599, (2004)
5. Thomas W. Andre et al., "A 4-Mb 0.18-microns 1T1MTJ Toggle MRAM With Balanced Three Input Sensing Scheme and Locally Mirrored Unidirectional Write Drivers" in IEEE journal of solid-state circuits, vol. 40, no. 1, pp. 301-309, (2005)
6. W. Black & B. Das, "Programmable logic using giantmagneto-resistance and spin-dependent tunneling devices" J. Appl. Phys., vol. 87, pp6674-6679, (2000)
7. Marcel J.M. Pelgrom et al. "Matching properties of MOS transistors" in IEEE journal of solid-state circuits, vol. 24, no. 5, pp1433-1440, (1989)
8. T. Xinghai, "Intrinsic MOSFET parameter fluctuations due to random dopant placement" in IEEE transaction on VLSI systems, vol. 5, no. 4, pp369-376, (1997)
9. J. Bhavnagarwala, "The impact of intrindic device fluctuations on CMOS SRAM cell stability", in IEEE journal of solid-state circuits, vol. 36, no. 4, pp 658-665, (2001)
10. B.N. Engel et al. "A 4-Mb Toggle MRAM Based on a Novel Bit and Switching Method", in IEEE transaction on magnetics, vol. 41, no. 1, pp 132-136, (2005)
11. A.L. Lacaita & al. "Electrothermal and phase-change dynamics in chalcogenide-based memories", in IEEE International Electron Devices Meeting, (2004)