Modelling charge injection in MOS analogue switches using a compact model in a deep submicron technology

IEE Proceedings: Circuits, Devices and Systems

Volumn 153, Issue 3, 2006, Pages 269-273

  Dei, A ^a   Valle, M ^a  

^a UNIVERSITY OF GENOA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CHARGE; ELECTRIC CONDUCTIVITY; ENERGY CONSERVATION; TRANSISTORS;

DEEP SUBMICRON TECHNOLOGY; MOS TRANSISTOR; SPICE SIMULATION; WEAK INVERSION REGIONS;

ELECTRIC SWITCHES;

EID: 33745304982     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20045088     Document Type: Article

References (16)

1. Eichenberger, C., and Guggenbhul, W.: ' On charge injection in analog MOS switches and dummy switch compensation techniques ', IEEE Trans. Circuits Syst., 1990, CAS-37, (2), p. 256-264
2. Lim, P.J., and Wooley, B.A.: ' A high-speed sample-and-hold technique using a miller hold capacitance ', IEEE J. Solid-State Circuits, 1991, 26, (4), p. 643-651
3. Haigh, D.G., and Singh, B.: ' A switching scheme for switched capacitor filters which reduces the effect of parasitic capacitances associated with switch control terminals ', Proc. IEEE Int. Symp. on Circuits and Systems, 1983, p. 586-589
4. Sheu, B.J., Shieh, J.H., and Patil, M.: ' Modelling charge injection in MOS analog switches ', IEEE Trans. Circuits Syst., 1987, CAS-34, (2), p. 214-216
5. Sheu, B.J., and Hu, C.: ' Switched-induced error voltage on a switched capacitor ', IEEE J. Solid-State Circuits, 1984, SC-19, p. 519-525
6. Wegmann, G., Vittoz, E.A., and Rahali, F.: ' Charge injection in analog MOS switches ', IEEE J. Solid-State Circuits, 1987, SC-22, (6), p. 1091-1097
7. Chen, M.-J., Gu, Y.-B., Wu, T., Hsu, P.-C., and Liu, T.-H.: ' Weak inversion charge injection in analogue MOS switches ', IEEE J. Solid-State Circuits, 1995, 30, (5), p. 604-606
8. Gu, Y.-B., and Chen, M.-J.: ' A new quantitative model for weak inversion charge injection in MOSFET analog switches ', IEEE Trans. Electron Devices, 1996, 43, (2), p. 295-302
9. Aghtar, S., Haslett, J.W., and Trofimenkoff, F.N.: ' Subthreshold analysis of an MOS analog switch ', IEEE Trans. Electron Devices, 1997, 44, p. 89-96
10. Araujo, A.I., Schneider, M.C., and Galup-Montoro, C.: ' An MOS transistor model for analog circuit design ', IEEE J. Solid-State Circuits, 1998, 33, (10), p. 1510-1519
11. Enz, C.C., Krummenacher, F., and Vittoz, E.A.: ' An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications ', Analog Integr. Circuits Signal Process., 1995, 8, p. 83-114
12. Foty, D.: ' Perspectives on analytical modelling of small geometry MOSFETs in SPICE for low voltage/low power CMOS circuit design ', Analog Integr. Circuits Signal Process., 1999, 21, p. 229-252
13. Malcovati, P., Brigati, S., Francesconi, F., Maloberti, F., Cusinato, P., and Baschirotto, A.: ' Behavioural modelling of switched-capacitor sigma-delta modulators ', IEEE Trans. Circuits Syst. Fundam. Theory Appl., 2003, 50, (3), p. 352-364
14. Arpaia, P., Daponte, P., and Rapuano, S.: ' A state of the art on ADC modelling ', Proc. of Int. Conf. on Advanced A/D&D/A Conversion Techniques and Their Applications & European Workshop on ADC Modelling and Testing, Prague, Czech Republic, June 2002, p. 151-157
15. BSIM3 Users Manual 1999 www-device.eecs.berkeley.edu/∼bsim3
16. Gouveia, O.C.F., Cunha, A.I.A., Schneider, M.C., Galup-Montoro, C.: 'The ACM model for circuit simulation and equations for SMASH', Available at www.dolphin.fr