Perspectives on analytical modeling of small geometry MOSFETs in SPICE for low voltage/low power CMOS circuit design

Analog Integrated Circuits and Signal Processing

Volumn 21, Issue 3, 1999, Pages 229-252

  Foty, Daniel ^a  

^a Gilgamesh Associates   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; SEMICONDUCTOR DEVICE MODELS;

SOFTWARE PACKAGE SPICE;

MOSFET DEVICES;

EID: 0033357510     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008373903657     Document Type: Article

References (38)

1. D. Foty and E. Nowak, "MOSFET technology for low voltage/ low power applications." IEEE Micro pp. 68-77, 1994.
2. R. Dennard et al., "Design of ion implanted MOSFETs with very small physical dimensions." IEEE J. Sol. St. Circ. SC-9, pp. 256-268, 1974.
3. L. Nagel and D. Pederson, Simulation Program with Integrated Circuit Emphasis. University of California/Berkeley, Electronics Research Laboratory Memorandum No. UCB/ ERL M352, 1973.
4. L. Nagel, SPICE2: A Computer Program to Simulate Semiconductor Circuits. University of California/Berkeley, Electronics Research Laboratory Memorandum No. UCB/ ERL M520, 1975.
5. L. Nagel and R. Rohrer, "Computer analysis of nonlinear circuits, excluding radiation (CANCER)." IEEE J. Sol. St. Circ. SC-6, pp. 166-182, 1971.
6. H. Ihantola and J. Moll, "Design theory of a surface field-effect transistor." Sol. St. Elec. 7, pp. 423-430, 1964.
7. D. Foty, MOSFET Modeling with SPICE: Principles and Practice. Prentice-Hall, 1997.
8. B. Streetman, Solid State Electronic Devices. (2nd edition), Prentice-Hall, 1980.
9. J. Early, "Effects of space charge layer widening in junction transistors." Proc. IRE 40, pp. 1401-1406, 1952.
10. A. Vladimirescu and S. Liu, The Simulation of MOS ICs Using SPICE-2. University of California/Berkeley, Electronics Research Laboratory Document M80/7, 1980.
11. L. Yau, "A simple theory to predict the threshold voltage of short channel IGFETs." Sol. St. Elec. 17, pp. 1059-1063, 1974.
12. O. Leistiko, A. Grove, and C. Sah, "Electron and hole mobilities in inversion layers on thermally oxidized silicon surfaces." IEEE Trans. Elec. Dev. ED-12, pp. 248-254, 1965.
13. D. Frohman-Bentchkowsky, "On the effect of mobility variation on MOS device characteristics." Proc. IEEE 56, pp. 217-218, 1968.
14. A. Grove, Physics and Technology of Semiconductor Devices. Wiley, 1967.
15. C. Sodini, P. Ko, and J. Moll, "The effect of high fields on MOS device and circuit performance." IEEE Trans. Elec. Dev. ED-31, pp. 1386-1393, 1984.
16. R. Swanson and J. Meindl, "Ion-Implanted complementary MOS transistors in low-voltage circuits." IEEE J. Sol. St. Circ. SC-7, pp. 146-153, 1972.
17. P. Allen and D. Holberg, CMOS Analog Circuit Design. Holt, Rinehart and Winston, 1987.
18. L. Dang, "A simple current model for short-channel IGFET and its application to circuit simulation." IEEE J. Sol. St. Circ. SC-14, pp. 358-367, 1979.
19. G. Merckel, J. Borel, and N. Cupcea, "An accurate large-signal MOS transistor model for use in computer-aided design." IEEE Trans. Elec. Dev. ED-19, pp. 681-690, 1972.
20. B. Sheu, MOS Transistor Modeling and Characterization for Circuit Simulation. University of California/Berkeley, Electronics Research Laboratory Memorandum No. UCB/ ERL M85/85, 1985.
21. B. Sheu, D. Scharfetter, P. Ko, and M. Jeng, "BSIM: Berkeley short channel IGFET model for MOS transistors." IEEE J. Sol. St. Circ. SC-22, pp. 558-566, 1987.
22. A. Fung, A Subthreshold Conduction Model for BSIM. University of California/Berkeley, Electronics Research Laboratory Memorandum No. UCB/ERL M85/22, 1985.
23. P. Antognetti, D. Cavigia, and E. Profumo, "CAD model for threshold and subthreshold conduction in MOSFETs." IEEE J. Sol. St. Circ. SC-17, pp. 454-458, 1982.
24. HSPICE User's Manual. Meta-Software, Inc., Campbell, California, 1996.
25. Y. Cheng et al., "A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation." IEEE Trans. Elec. Dev. ED-44, pp. 277-287, 1997.
26. M. Jeng, Design and Modeling of Deep Submicrometer MOSFETs. University of California/Berkeley, Electronics Research Laboratory Memorandum No. UCB/ERL M90/90, 1990.
27. J. Brews, "A charge sheet model of the MOSFET." Sol. St. Elec. 21, pp. 345-355, 1978.
28. J. Huang et al., BSIM3 Manual (Version 2.0). University of California/Berkeley, Electronics Research Laboratory, 1994.
29. Y. Cheng et al., BSIM3 Version 3.0 Manual. University of California/Berkeley, Electronics Research Laboratory, 1995.
30. G. Gildenblat, VLSI Electronics: Microstructure Science. 18, Academic Press, 1989.
31. R. Velghe, D. Klaassen, and F. Klaassen, MOS Model 9. Unclassified Report NL-UR 003/94, Philips Electronics N.V., 1994.
32. C. Enz, F. Krummenacher, and E. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low voltage and low current applications." Analog Circ. Signal Proc. 8, pp. 83-114, 1995.
33. P. Yang, B. Epler, and P. Chatterjee, "An investigation of the charge conservation problem for MOSFET circuit simulation." IEEE J. Sol. St. Circ. SC-18, pp. 128-138, 1983.
34. C. Michael and M. Ismail, "Statistical Modeling of Device Mismatch for Analog MOS Integrated Circuits." IEEE J. Sol. St. Circ. SC-27, pp. 154-166, 1992.
35. C. Michael and M. Ismail, Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits. Kluwer, 1993.
36. M. Pelgrom, A. Duinmaiger, and A. Welbers, "Matching properties of MOS transistors." IEEE J. Sol. St. Circ. SC-24, pp. 1433-1439, 1989.
37. G. Gildenblat, "Surface-potential-based compact MOSFET Models." 1999 FSA Modeling Workshop, San Jose, California, May 1999 (published by the Fabless Semiconductor Association).
38. Y. Tsividis and K. Suyama, "MOSFET modeling for analog circuit CAD: problems and prospects." IEEE J. Sol. St. Circ. SC-29, pp. 210-216, 1994.