An fpga-based network intrusion detection system with on-chip network interfaces

International Journal of Electronics

Volumn 93, Issue 6, 2006, Pages 403-420

  Clark, C R ^a   Ulmer, C D ^b   Schimmel, D E ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

Field programmable gate array (FPGA); Gigabit Ethernet; Intrusion detection; Pattern matching

Indexed keywords

CHIP SCALE PACKAGES; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; INTERFACES (COMPUTER); NEURAL NETWORKS; PATTERN MATCHING;

CRITICAL NETWORK SECURITY TOOLS; GIGABIT ETHERNET; INTRUSION DETECTION; NETWORK INTRUSION DETECTION SYSTEMS (NIDS);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33744952023     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/00207210600566083     Document Type: Article

References (22)

1. Baker, ZK, and Prasanna, VK. A methodology for synthesis of efficient intrusion detection systems on FPGAs. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). April 2004, Napa, CA, USA. pp. 135–144.
2. Bellows, P, and Hutchings, BL. JHDL-An HDL for reconfigurable systems. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). April 1998, Napa, CA, USA. pp. 175–184.
3. Cho, YH, and Mangione-Smith, WH. Deep packet filter with dedicated logic and read only memories. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). April 2004, Napa, CA, USA. pp. 125–134.
4. Clark, CR, Lee, W, Schimmel, DE, Contis, D, Koné, M, and Thomas, A. A hardware platform for network intrusion detection and prevention. Proceedings of Workshop on Network Processors and Applications at HPCA (NP-3). February 2004, Madrid, Spain. pp. 136–145.
5. Clark, CR, and Schimmel, DE. Scalable pattern matching for high-speed networks. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). April 2004, Napa, CA, USA. pp. 249–257.
6. Dharmapurikar, S, Krishnamurthy, P, Sproull, T, and Lockwood, JW. Deep packet inspection using parallel bloom filters. Proceedings of Symposium on High Performance Interconnects (HotI). pp. 44–51. Stanford, CA, USA
7. Franklin, R, Carver, D, and Hutchings, BL. Assisting network intrusion detection with reconfigurable hardware. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). April 2002, Napa, CA, USA. pp. 111–120.
8. Gokhale, M, Dubois, D, Dubois, A, Boorman, M, Poole, S, and Hogsett, V. Granidt:Towards gigabit rate network intrusion detection technology. Proceedings of International Conference on Field Programmable Logic and Applications (FPL). September 2002, Montpellier, France. pp. 404–413.
9. InfiniBand Trade Association. http://www.infinibandta.org
10. IEEE. Get IEEE 802.3 http://standards.ieee.org/getieee802/802.3.html
11. Li, S, Toressen, J, and Soraasen, O. Exploiting stateful inspection of network security in reconfigurable hardware. Proceedings of International Conference on Field Programmable Logic and Applications (FPL). September 2003, Lisbon, Portugal. pp. 1153–157.
12. Lockwood, JW, Neely, C, Zuver, C, Moscola, J, Dharmapurikar, S, and Lim, D. An extensible, system-on-programmable-chip, content-aware internet firewall. Proceedings of International Conference on Field Programmable Logic and Applications (FPL). April 2003, Napa, CA, USA. pp. 859–868.
13. Moscola, J, Lockwood, JW, Loui, RP, and Pachos, M. Implementation of a content-scanning module for an internet firewall. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). pp. 31–38.
14. Necker, M, Contis, D, and Schimmel, DE. TCP-Stream reassembly and state tracking in hardware. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). April 2002, Napa, CA, USA. pp. 286–287.
15. Roesch, M. Snort–lightweight intrusion detection for networks. Proceedings of USENIX LISA Conference. Seattle, WA, USA. pp. 229–238.
16. Schuehler, D, and Lockwood, J. A modular system for FPGA-based TCP flow processing in high-speed networks. Proceedings of International Conference on Field Programmable Logic and Applications (FPL). August 2004, Antwerp, Belgium. pp. 301–310.
17. Sourdis, I, and Pnevmatikatos, D. Pre-decoded CAMs for efficient and high-speed NIDS pattern matching. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM). Napa, CA, USA. pp. 258–267.
18. Xilinx, Inc. ChipScope Pro. http://www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.jsp?key=DO-CSP-PRO
19. Xilinx, Inc. Ethernet LogiCore http://www.xilinx.com/products/design_resources/conn_central/grouping/ethernet.htm
20. Xilinx, Inc. Xilinx ML300 Overview http://www.xilinx.com/products/boards/ml300/
21. Xilinx, Inc. Virtex-II Pro:RocketIO http://www.xilinx.com/products/virtex2pro/rocketio.htm
22. Xilinx, Inc. Virtex-II Pro Platform FPGAs http://www.xilinx.com/xlnx/xil_prodcat_landingpage.jsp?title=Virtex-II+Pro+FPGAs