Modeling instruction semantics in ADL processor descriptions for C compiler retargeting

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 43, Issue 2-3, 2006, Pages 235-246

  Ceng, Jianjiang ^a   Sheng, Weihua ^a,c   Hohenauer, Manuel ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a,d   Meyr, Heinrich ^a,d,e   Braun, Gunnar ^b  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b CoWare Inc ^*  (Germany)

^c Synopsys Shanghai   (China)

^d Institute for Integrated Signal Processing System (ISS)   (Germany)

^e IEEE   (Germany)

Author keywords

Architecture description language; C compiler retargeting; Electronic system level; Embedded processor design; Processor model

Indexed keywords

ARCHITECTURE DESCRIPTION LANGUAGE; C COMPILER RETARGETING; ELECTRONIC SYSTEM LEVEL; EMBEDDED PROCESSOR DESIGN; PROCESSOR MODEL;

COMPUTER PROGRAMMING LANGUAGES; COMPUTER SOFTWARE; MATHEMATICAL MODELS; PROGRAM COMPILERS; PROGRAM PROCESSORS;

SEMANTICS;

EID: 33744735331     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11265-006-7273-3     Document Type: Conference Paper

References (18)

1. A. Hoffmann, R. Leupers, and H. Meyr. Architecture Exploration for Embedded. Processors with USA. Kluwer Academic Publishers, Boston, Jan. 2003. ISBN 1-4020-7338-0.
2. G. Braun, A. Nohl, W. Sheng, J. Ceng, M. Hohenauer, H. Scharwaechter, R. Leupers, and H. Meyr. A Novel Approach for Flexible and Consistent ADL-driven ASIP Design. Proc. of the Design Automation Conference (DAC), Mar. 2004.
3. S. Bashford, U. Bieker, B. Harking, R. Leupers, P. Marwedel, A. Neumann, and D. Voggenauer. The MIMOLA Language, Version 4.1. Reference Manual, Department of Computer Science 12, Embedded System Design and Didactics of Computer Science, 1994.
4. R. Leupers and P. Marwedel. A BDD-based frontend for retargetable compilers. In Proc. of the European Design and Test Conference (ED & TC), pages 239-243, 1995.
5. G. Hadjiyiannis, S. Hanono, and S. Devadas. ISDL: An Instruction Set Description Language for Retargetability. In Proc. of the Design Automation Conference (DAC), Jun. 1997.
6. Silvina Hanono and Srinivas Devadas. Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator. In Design Automation Conference, pages 510-515, 1998.
7. A. Fauth, J. Van Praet, and M. Freericks. Describing Instruction Set Processors Using nML. In Proc. of the European Design and Test Conference (ED & TC), Mar. 1995.
8. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. In Proc. of the Conference on Design, Automation & Test in Europe (DATE), Mar. 1999.
9. EXPRESSION User Manual (version 1.0) http://www.ics.uci.edu/~express/ documentation.htm.
10. A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr. A Novel Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using a Machine Description Language. IEEE Transactions on Computer-Aided Design, 20(11):1338-1354, Nov. 2001.
11. CoWare Inc., http://www.coware.com. LISATek product family.
12. M. Hohenauer, H. Scharwaechter, K. Karuri, O. Wahlen, T. Kogel, R. Leupers, G. Ascheid, and H. Meyr. A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models. Proc. of the Conference on Design, Automation & Test in Europe (DATE), Mar. 2004.
13. ACE - Associated Computer Experts bv. The COSY Compiler Development System http://www.ace.nl.
14. J. Ceng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyr, and G. Braun. C compiler retargeting based on instruction semantics models. In DATE, pages 1150-1155, 2005.
15. A. Aho, R. Sethi, and J. Ullman. Compilers, Principles, Techniques and Tools. Addison-Wesley, Jan. 1986. ISBN 0-2011-0088-6.
16. A. Aho, M. Ganapathi, and S. Tjiang. Code generation using tree matching and dynamic programming. IEEE Transactions on Programming Languages and Systems, 11(4):491-516, Oct. 1989.
17. F. Homewood and P. Faraboschi. ST200: A VLIW Architecture for Media-Oriented Applications. In Microprocessor Forum, Oct. 2000.
18. X. Nie, L. Gazsi, F. Engel, and G. Fettweis. A new network processor architecture for high-speed communications. In Proc. of the IEEE Workshop on Signal Processing Systems (SIPS), pages 548-557, Oct. 1999.