C compiler retargeting based on instruction semantics models

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 1150-1155

  Ceng, Jianjiang ^a   Hohenauer, Manuel ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a   Meyr, Heinrich ^a   Braun, Gunnar ^b  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b CoWare Inc ^*  (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INSTRUCTION-SET PROCESSORS (ASIPS); ARCHITECTURE DESCRIPTION LANGUAGE (ADL); EMBEDDED PROCESSORS; SOFTWARE DEVELOPMENT TOOLS;

C (PROGRAMMING LANGUAGE); CODES (SYMBOLS); COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; PROGRAM PROCESSORS; SEMANTICS;

PROGRAM COMPILERS;

EID: 33646910503     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.88     Document Type: Conference Paper

References (20)

1. Free Software Foundation GCC. http://gcc.gnu.org.
2. C. Fraser and D. Hanson. A Retargetable C Compiler: Design and Implementation. Benjamin/Cummings Publishing Co., 1994.
3. Coware Inc. http://www.coware.com.
4. C. Liera, P. Paulin, and A. J. M. Comero. Industrial Experience Using Rule-driven Retargetable Code Generation for Multimedia Applications. 8th Int. Symp. on System Synthesis(ISSS), 1995.
5. G. Araujo. Code Generation Algorithms for Digital Signal Processors. Ph.D. thesis, Princeton University, Department of Electrical Engineering, 1997.
6. R. Eeupers and P. Marwedel. Retargetable Generation of Code Selectors from HDL Processor Models. European Design & Test Conference (ED & TC), 1997.
7. C. Fraser, D. Hanson, and T. Proebsting. Engineering a Simple. Efficient Code Generator Generator. ACM Letters on Programming Languages and Systems, 1(3), 1992.
8. S. Hanono and S. Devadas. Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator. 35th Design Automation Conference (DAC), 1998.
9. J. V. Praet, D. Lanneer, G. Goossens, W. Geurts, and H. D. Man. A Graph Based Processor Model for Retargetable Code Generation. European Design and Test Conference (ED & TC), 1996.
10. W. Qin and S. Malik. Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation. Design, Automation, and Test in Europe (DATE), 2003.
11. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. Design Automation & Test in Europe (DATE). 1999.
12. S. Kobayashi, Y. Takeuchi, A. Kitajima, and M. Imai. Compiler Generation in PEAS-III: an ASIP Development System. Int. Workshop on Software and Compilers for Embedded Processors (SCOPES), 2001.
13. P. Viana, E. Barros, S. Rigo, R. J. Azevedo, and G. Araujo. Exploring Memory Hierarchy with ArchC. 15th Symposium on Computer Architecture and High Performance Computing (SBAC), 2003.
14. AXYS Design Automation, Inc. http://www.axys.de.
15. M. Hohenauer, O. Wahlen, K. Karuri, H. Scharwaechter, T. Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, and H. van Someren. A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models. Design Automation & Test in Europe (DATE), 2004.
16. Associated Compiler Experts bv. http://www.ace.nl.
17. O. Wahlen, M. Hohenauer, R. Leupers, and H. Meyr. Instruction Scheduler Generation for Retargetable Compilation. IEEE Design & Test of Computers, 2003.
18. J. Ceng, W. Sheng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyr, and G. Braun. Modeling Instruction Semantics in ADE Processor Descriptions for C Compiler Retargeting. Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), 2004.
19. G. Braun, A. Nohl, W. Sheng, J. Ceng, M. Hohenauer, H. Scharwaechter, R. Leupers, and H. Meyr. A Novel Approach for Flexible and Consistent ADE-driven ASIP Design. Design Automation Conference (DAC), 2004.
20. A. V. Aho, M. Ganapathi, and S. W. K. Tjiang. Code generation using tree matching and dynamic pogramming. ACM Trans. Program. Lang. Syst., 11(4):491-516, 1989.