Active body-biasing control technique for bootstrap pass-transistor logic on PD-SOI at 0.5V-VDD

Proceedings - IEEE International SOI Conference

Volumn 2005, Issue , 2005, Pages 50-51

  Iijima, M ^a   Kitamura, M ^a   Hamada, K ^a   Fukuoka, K ^a   Numa, M ^a   Tada, A ^b   Maegawa, S ^b  

^a KOBE UNIVERSITY   (Japan)

^b RENESAS TECHNOLOGY CORP   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CONTROL SYSTEM ANALYSIS; DELAY CIRCUITS; ELECTRIC POTENTIAL; ENERGY UTILIZATION; TRANSISTORS;

ACTIVE BODY-BIASING; BOOSTING GATE VOLTAGE; BOOTSTRAP; PASS-TRANSISTOR LOGIC;

LOGIC PROGRAMMING;

EID: 33744727650     PISSN: 1078621X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOI.2005.1563530     Document Type: Conference Paper

References (8)

1. T. Sakurai, European Solid-State Circuits Conference, pp. 11-18, 2004.
2. G. Shahidi, et al., Proc. IEEE Int' l SOI Conf., pp. 1-4, 1999.
3. T.Kuroda et al., IEEE J. Solid State Circuits, vol. 31, no. 11, pp. 1770-1779, 1996.
4. Y. Hirano et al., IEDM Tech. Dig., pp. 467, 2000.
5. F. Assaderaghi et al., IEDM Tech. Dig., pp. 809-812, 1994.
6. K. Yano et al., IEEE J. Solid State Cirtuits, vol. 31, no.6, pp. 792-803, 1996.
7. K. Fujii et al., IEICE Trans. Electron., vol. E86-C, no. 4, pp. 604-611, 2003.
8. N.H.E. Weste, K. Eshragian, Principles of CMOS VLSI Design, Addison - Wesley Publishing Company, 1985.