A dependability-driven system-level design approach for embedded systems

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn I, Issue , 2005, Pages 372-377

  Jhumka, Arshad ^a   Klaus, Stephan ^b   Huss, Sorin A ^b  

^a UNIVERSITY OF WARWICK   (United Kingdom)

^b DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; GENETIC ALGORITHMS; LOGIC DESIGN; MULTIPROCESSING SYSTEMS; OPTIMIZATION; PROBLEM SOLVING; SECURITY SYSTEMS; SYSTEMS ANALYSIS;

OPTIMIZATION PROBLEM; PARETO OPTIMAL DESIGN; SYSTEM-LEVEL DESIGN; TRADEOFF;

EMBEDDED SYSTEMS;

EID: 33646932416     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.10     Document Type: Conference Paper

References (16)

1. J. Axelsson. Architecture synthesis and partitioning of real-time systems: A comparison of three heuristic search strategies. In Proc. of 5th International Workshop on Hardware/Software Co-Design, Germany, March 1997.
2. L. A. Cortés, P. Eles, and Z. Peng. A survey on hardware/software codesign representation models. Technical report, Linköping University, June 1999.
3. B. P. Dave and N. Jha. Cofta: Hardware-software cosynthesis of heterogeneous distributed embedded systems for low overhead fault tolerance. In Proc. FTCS, pages 417-441, 1997.
4. R. P. Dick and N. K. Jha. MOGAC: A Multiobjective Genetic Algorithm for Hardware-Software Co-synthesis of Hierarchical Heterogeneous Distributed Embedded Systems. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 17(10):920-935, 1998.
5. P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop. Scheduling of conditional process graphs for the synthesis of embedded systems. In IEEE/ACM Proc. Conference on Design, Automation and Test in Europe, pages 132-139, 1998.
6. P. Eles, Z. Peng, K. Kuchcinski, and A. Doboli. System level hardware/software partitioning based on simulated annealing and tabu search,. IEEE/ACM Proc. Conference on Design Automation for Embedded Systems, 2:5-32, 1997.
7. F. Gaertner and H. Volzer. Redundancy in space in fault-tolerant systems. Technical Report TUD-BS-2000-06, Department of Computer Science, TU - Darmstadt, 2000.
8. David E. Goldberg. Genetic Algorithms in Search Optimization and Machine Learning. Addison-Wesley, 1989.
9. O. Gonzalez, H. Shrikumar, J. A. Stankovic, and Krithi Ramamritham. Adaptive fault tolerance and graceful degradation under dynamic hard real-time scheduling. In Proc. IEEE RTSS, pages 79-89, 1997.
10. C. Haubelt, D. Koch, and J. Teich. ReCoNet: Modeling and Implementation of Fault Tolerant Distributed Reconfigurable Hardware. In Proc. of 16th Symp. on Integrated Circuits and Systems Design, pages 343-348, São Paulo, Brazil, September 2003.
11. C. Haubelt, S. Mostaghim, F. Slomka, J. Teich, and A. Tyagi. Hierarchical Synthesis of Embedded Systems Using Evolutionary Algorithms. In Evolutionary Algorithms for Embedded System Design, Genetic Algorithms and Evolutionary Computation, pages 63-104. Kluwer Academic, 2003.
12. S. Klaus and S. A. Huss. A Novel Specification Model for IP-based Design. In Proc. of EUROMICRO Symposium on Digital System Design, pages 190-196, Turkey, September 2003.
13. J.C. Laprie. Dependability: basic concepts and terminology. Springer Verlag, 1992.
14. M. López-Vallejo and J. C. López. On the hardware-software partitioning problem: System modeling and partitioning techniques. ACM Trans. on Design Automation of Electronic Systems, 8(3):269-297, July 2003.
15. J. Rushby. Partitioning in avionics architectures: Requirements, mechanisms, and assurance. Technical report, NASA Contractor Report CR-1999-209347, 1999.
16. N. Suri, S. Ghosh, and T. Marlowe. A framework for dependability driven sw integration. In Proc. Distributed Computing Systems, pages 405-416, 1998.