A novel specification model for IP-based design

Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

Volumn , Issue , 2003, Pages 190-196

  Klaus, S ^a   Huss, S A ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

DATA ENCAPSULATION; EMBEDDED SYSTEMS; HIERARCHICAL SYSTEMS; SYSTEMS ANALYSIS;

DESCRIPTIVE COMPLEXITY; DESIGN SPACE EXPLORATION; DISTRIBUTED EMBEDDED SYSTEM; LEVELS OF ABSTRACTION; LEVELS OF DETAIL; SPECIFICATION MODELING; SPECIFICATION MODELS; SYSTEM-LEVEL SPECIFICATIONS;

SPECIFICATIONS;

ALGORITHMS; MATHEMATICAL MODELS; SYSTEMS ENGINEERING;

EID: 33646920231     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2003.1231924     Document Type: Conference Paper

References (15)

1. W. Boßung, S. Huss, and S. Klaus. High-Level Embedded System Specifications Based on Process Activation Conditions. Journal of VLSI Signal Processing, Special Issue on System Design, Kluwer Academic Publishers, vol. 21, no. 3, pp. 277-291, 1999.
2. Funktionale Spezifikation und Codesign eingebetteter Systeme. Phd thesis,, Technische Universität Darmstadt, 2001.
3. K. Chatha and R. Vemurl. Magellan: multiway hardware-software partitioning and scheduling for latency minimization of hierarchical control-dataflow task graphs. In Proceedings of the Ninth International Symposium on Hardware/Software Codesign, pages 42-47, 2001.
4. B. Dave and N. Jha. Cohra: hardware-software co-synthesis of hierarchical distributed embedded system architectures. In Eleventh International Conference on VLSI Design, pages 347-354, 1998.
5. M. Deegener and S. Huss. Design space exploration techniques for the codesign of embedded data processing systems. IEE. Proc. Comput. Digit. Tech., Vol 145, No. 3, pp. 161-170, 1998.
6. P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop. Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems. IEEE/ACM Proc. Design, Automation and Test in Europe, pp. 132-138, 1998.
7. R. Ernst, D. Ziegenbein, K. Richter, L. Thiele, and J. Teich. Hardware/Software Codesign of Embedded Systems - The SPI Workbench. Proc. IEEE Workshop on VLSI, Orlando, USA, June 1999.
8. D. Harel. Statecharts - A Visual Formalism for Complex Systems. Sci. of Comp. Progr., Aug. 1987.
9. S. Klaus and S. Huss. Interrelation of specification method and scheduling results in embedded system design. In Proc. ECSI Int. Forum on Design Languages, Lyon, France, Sept. 2001.
10. S. Klaus, S. Huss, and T. Trautman. Automatic generation of scheduled systemc models of embedded systems from extended task graphs. In Proc. ECSI Int. Forum on Design Languages, Marseille, France, Sept. 2002.
11. A. A. Kountouris and C. Wolinski. Efficient scheduling of conditional behaviours for high-level synthesis. ACM Transactions on Design Automation of Electronic Systems, 7(3):380-412, Juli 2002.
12. Y. Li and W. Wolf. Hierarchical scheduling and allocation of multirate systems on heterogeneous multiprocessors. In Proceedings European Design and Test Conference, pages 134-139, 1997.
13. P. Pop, P. Eles, and Z. Peng. Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems. In 10th International Symposium on Hardware/Software Codesign (CODES 2002), pages 187-192, Estes Park, Colorado, USA,, May 2002.
14. T. Steiniger and J. Bieger. Implementation of a MP3 player on an Atmel FPSELIC configurable SoC. Project Alfa Core, Internal Report, Darmstadt, University of Technology, 2002.
15. D. Ziegenbein, K. Richter, R. Ernst, L. Thiele, and J. Teich. SPI- a system model for heterogeneously specified embedded systems. IEEE Trans. on VLSI Systems, pages 379-389, August 2002.