Design space exploration techniques for thé codesign of embedded data processing systems

IEE Proceedings: Computers and Digital Techniques

Volumn 145, Issue 3, 1998, Pages 161-170

  Deegener, M ^a   Huss, S A ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Codesign; Design space exploration techniques; Embedded systems

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; DATA PROCESSING;

DESIGN SPACE EXPLORATION TECHNIQUES; EMBEDDED DATA PROCESSING SYSTEMS;

COMPUTER ARCHITECTURE;

EID: 0032069556     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19981969     Document Type: Article

References (28)

1. ISMAIL, T.B., ABID, M., and JERRAYA, A.: 'COSMOS: a codesign approach for communicating systems'. IEEE Proceedings of the 3rd international workshop on Hardware/software codesign coites/CASHE, Grenoble, 1994, pp. 17-24
2. HENKEL, J., and ERNST, R.: The interplay of run-time estimation and granularity in HW/SW partitioning'. Proceedings of the 4th international workshop on Hardware/software codesign, Pittsburgh, 1996
3. ANTONIAZZI, S., BALBONI, A., FORNACIARI, W., and SCIUTO, D.: The role of VHDL within the TOSCA hardware/ software codesien framework'. Proceedings of the Euro DAC, 1994, pp. VOS.!"
4. BUCHENRIEDER, K., and VEITH, C.: 'A prototyping environment for control-oriented HW/SW systems using state-charts, activity-charts and FPGAs'. Proceedings of the Euro DAC, 1994, pp. D05.1
5. KOCH, G., KEBSCHULL, U., and ROSENSTIEL, W.: 'A prototyping environment for hardware/software codesign in the COBRA project'. IEEE Proceedings of the 3rd international workshop on Hardware/software codesign codes/CASHE, Grenoble, 1994, pp. 10-16
6. WILBERG, J., CAMPOSANO, R., PLOEGER, P., LANGEVIN, M., and VIERHAUS, T.: 'Cosynthesis in CASTLE' in SAUCIER, G., and MIGNOTTE, A. (Eds.): 'Novel approaches in logic and architecture synthesis' (London, Chapman & Hall, 1995), pp. 355-366
7. VERKEST, D., ROMPAEY, K.v., and DE MAN, H.: 'Co-ware: A design environment for heterogeneous hardware/software systems', DCS. Automat. Embedded Syst., 1996, 1, (4), pp. 357-386
8. BUCK, J., HA, S., LEE, E., and MESSERSCHMITT, D.: 'Ptolemy: a framework for simulating and prototyping heterogeneous systems', Int. J. Comp. Simul., 1994, -4, pp. 155-182
9. KALAVADE, A., and LEE, E.A.: 'A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem'. IEEE Proceedings of the 3rd international workshop on Hardware/software codesign codes/CASHE, Grenoble, 1994, pp. 42-48
10. DEEGENER, M., and HUSS, S.A.: 'HW/SW co-validation of behavioral descriptions of data processing systems'. 1st IEEE international High level design validation and test workshop, Oakland, California, 1996, (handouts)
11. HAREL, D.: 'Statecharts: a visual formalism for complex systems', Sci. Comp. Prog., 1987, 8, pp. 231-274
12. GAJSKI, D.D., VAHID, F., NARAYAN, S., and GONG, J.: 'Specification and design of embedded systems' (Prentice Hall, 1994)
13. VAHID, F., GONG, J., and GAJSKI, D.D.: 'A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning'. Proceedings of the Euro DAC, 1994, pp. V08.1
14. REISIG, W.: 'Pétri nets: an introduction' (Springer-Verlag, 1985)
15. HOARE, C.: 'Communicating sequential processes' (Prentice Hall, 1985)
16. GAJSKI, D.D., DUTT, N.D., WU, A.C.-H., and LIN, S.Y.-L.: 'High - level synthesis: introduction to chip and system design' (Kluwer Academic Publishers, 1991)
17. The common object request broker: architecture and specification'. Object Management Group, Framingham, MA, 1993, OMG document 93.12.43, revision 1.2
18. DEEGENER, M., and HUSS, S.A.: 'Executable specifications in a multi-media system design environment'. Proceedings of the 4th international conference on VLSI and CAD, Seoul, Korea, 1995, pp. 439-142
19. DEEGENER, M., and HUSS, S.A.: The MUSE framework for system level design'. Proceedings of the 3rd Asia Pacific conference on Hardware description languages, Banaalore, 1996, pp. 183-190
20. DEEGENER, M., JOHN, W., KÜHNAPFEL, B., LÖHR, M., LUX, G., and W1RTH, H.: 'A basic architecture for the development of a distributed interactive simulator'. SCS Proceedings of EUROSIM '95, 1995, (Elsevier), pp. 357-362
21. KUNG, S.: 'VLSI array processors" (Prentice Hall, 1988)
22. GUPTA, R.K., and MICHELI, G.D.: 'Constrained software generation for hardware-software systems'. IEEE Proceedings of the 3rd international workshop on Hardware/software codesign codes/ CASIIE, 1994, pp. 56-63
23. BENNER, T., HENKEL, J., and ERNST, R.: 'Internal representation of enibedded hardware/software-systems'. IEEE Proceedings of the international workshop on Hardware/software codesign codes/CASHE, Innsbruck, 1993
24. HARDT, W., and CAMPOSANO, R.: Trade-offs in HW/SW codesign'. IEEE Proceedings of the 2nd international workshop on Hardware/software codesign codes/CASHE, Cambridge, 1993
25. HERRMANN, D., HENKEL, J., and ERNST, R.: 'An approach to the adaption of estimated cost parameters in the COSYMA system'. IEEE Proceedings of the 3rd international workshop on Hardware/software codesign codes/CASHE, Grenoble, 1994, pp. 100-107
26. DEEGENER, M.: 'Functional partitioning of complex digital systems'. PhD thesis at Department of Computer Science, Darmstadt University of Technology, 1997
27. SOKOLEWICZ, M., WIRTH, H., BÖHM, K., and JOHN, W.: 'Using the GIVEN toolkit for system development in .MuSE'. Proceedings of the 1st Eurographics workshop on Virtual environments. EG, 1993
28. PANDA, P.R., and DUTT, N.: '1995 high-level synthesis design repository'. Technical report, University of California, Irvine, 1995