An abstract state machine specification and verification of the location consistency memory model and cache protocol

Journal of Universal Computer Science

Volumn 7, Issue 11, 2001, Pages 1088-1112

  Wallace, Charles ^a   Tremblay, Guy ^b   Amaral, José N ^c  

^a Michigan Technological University   (United States)

^b UNIVERSITÉ DU QUÉBEC À MONTRÉAL   (Canada)

^c UNIVERSITY OF ALBERTA   (Canada)

Author keywords

Cache Memories; Multiprocessors; Requirements Specifications; Shared Memory

Indexed keywords

EID: 33646813246     PISSN: 0958695X     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (31)

1. [Adve and Gharachorloo 95] Adve, S.V., Gharachorloo, K.: "Shared memory consistency models: a tutorial"; Research Report 95/7, Digital Western Research Laboratory (1995).
2. [Adve and Hill 93] Adve, S.V, Hill, M.D.: "A unified formalization of four shared-memory models"; IEEE Trans, on Parallel and Distributed Systems 4, 6 (1993), 613-624.
3. [Akhiani et al. 99] Akhiani, H., Doligez, D., Harter, P., Lamport, L., Tuttle, M., Yu, Y., Scheid, J.: "TLA+ verification of cache-coherence protocols"; Available at http://www.research.compaq.com/SRC/tla/papers.html (1999).
4. [Bershad et al. 93] Bershad, B., Zekauskas, M., Sawdon, W.: "The Midway distributed shared memory system"; Proc. IEEE COMPCON (1993).
5. [Blumofe et al. 96] Blumofe, R.D., Frigo, M., Joerg, C.F., Leiserson, C.E., Randall, K.H.: "An analysis of DAG-consistent distributed shared-memory algorithms"; Proc. ACM SPAA (1996), 297-308.
6. [Börger 95] Börger, E.: "Why use Evolving Algebras for hardware and software engineering?"; In Bartosek, M., Staudek, J., Wiedermann, J. (editors), "SOFSEM'95: 22nd Seminar on Current Trends in Theory and Practice of Informatics", LNCS 1012, Springer-Verlag (1995), 236-271.
7. [Castillo and Winter 00] Del Castillo, G., Winter, K.: "Model checking support for the ASM high-level language"; Proc. TACAS, LNCS 1785, Springer-Verlag (2000), 331-346.
8. [Clarke et al. 94] Clarke, E., Grumberg, O., Long, D.: "Verification tools for finite-state concurrent systems" ; In "A Decade of Concurrency - Reflections and Perspectives"; LNCS 803, Springer-Verlag (1994), 124-175.
9. [Culler et al. 99] Culler, D.E., Singh, J.P., Gupta, A.: "Parallel computer architecture: a hardware/software approach"; Morgan Kaufmann (1999).
10. [Frigo and Luchangco 98] Frigo, M., Luchangco, V.: "Computation-centric memory models"; Proc. ACM SPAA (1998).
11. [Gao and Sarkar 94] Gao, G.R. and Sarkar, V.: "Location consistency: Stepping beyond the barriers of memory coherence and serializability."; ACAPS Technical Memo 78, School of Computer Science, McGill University (1994).
12. [Gao and Sarkar 00] Gao, G.R., V. Sarkar: "Location consistency - A new memory model and cache consistency protocol"; IEEE Trans, on Computers 49, 8 (2000), 798-813.
13. [Gharachorloo et al. 90] Gharachorloo, K., Lenoski, D., Laudon, J., Gibbons, P., Gupta, A., Hennessy, J.: "Memory consistency and event ordering in scalable shared-memory multiprocessors"; Proc. ISCA (1990), 15-26.
14. Also in Computer Architecture News 18, 2 (1990).
15. [Gontmakher and Schuster 00] Gontmakher, A., Schuster, A.: "Java consistency: non-operational characterizations for Java memory behavior"; ACM Trans, on Computer Systems 18, 4 (2000), 333-386.
16. [Gurevich 95] Gurevich, Y.: "Evolving Algebras 1993: Lipari guide"; In Börger, E. (editor), "Specification and Validation Methods", Oxford University Press (1995), 9-36.
17. [Gurevich and Huggins 97] Gurevich, Y., Huggins, J.K.: "Equivalence is in the eye of the beholder"; Theoretical Computer Science 179, 1-2 (1997), 353-380.
18. [Gurevich et al. 00] Gurevich, Y., Kutter, P.W., Odersky, M., Theile, L. (editors): "Abstract State Machines: Theory and Applications"; LNCS 1912, Springer-Verlag (2000).
19. [Gurevich et al. 00] Gurevich, Y., Schulte, W., Wallace, C.: "Investigating Java concurrency using Abstract State Machines"; In [Gurevich et al. 00], 151-176.
20. [Henzinger et al. 99] Henzinger, T.A., Qadeer, S., Rajamani, S.K.: "Verifying sequential consistency on shared-memory multiprocessor systems"; In Proc. CAV: Computer Aided Verification, LNCS 1633, Springer-Verlag (1999), 301-315.
21. [Keleher et al. 92] Keleher, P., Cox, A.L., Zwaenepoel, W.: "Lazy release consistency for software distributed shared memory". Proc. ISCA (1992), 13-21.
22. Also in Computer Architecture News 20, 2 (1992).
23. [Lamport 79] Lamport, L.: "How to make a multiprocessor computer that correctly executes multiprocess programs"; IEEE Trans, on Computers C-28, 9 (1979), 690-691.
24. [Lamport 94] Lamport, L.: "The temporal logic of actions"; ACM Trans, on Programming Languages and Systems 16, 3 (1994), 872-923.
25. [Maessen et al. 00] Maessen, J.-W., Arvind, Shen, X.: "Improving the Java memory model using CRF"; Proc. OOPSLA (2000), 1-12.
26. [Manson and Pugh 01] Manson, J., Pugh, W.: "Multithreaded semantics for Java"; CS Technical Report 4215, University of Maryland (2001).
27. [Pong and Dubois 97] Pong, F., Dubois, M.: "Verification techniques for cache coherence protocols"; ACM Computing Surveys 29, 1 (1997), 82-126.
28. [Shen and Arvind 97] Shen, X., Arvind: "Specification of memory models and design of provably correct cache coherent protocols" ; CSG Memo 398, Laboratory for Computer Science, MIT (1997).
29. [Shen et al. 99] Shen, X., Arvind, Rudolph, L.: "Commit-reconcile & fences (CRF): a new memory model for architects and compiler writers"; Proc. ISCA (1999), 150-161.
30. [Wallace et al. 01] Wallace, C., Tremblay, G., Amaral, J.N.: "The Location Consistency memory model and cache protocol: Specification and verification"; Technical Report 01-01, Computer Science Department, Michigan Technological University (2001).
31. [Winter 00] Winter, K.: "Towards a methodology for model checking ASM: Lessons learned from the FLASH case study"; In [Gurevich et al. 00], 398-425.