Verifying sequential consistency on shared-memory multiprocessor systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1633, Issue , 1999, Pages 301-315

  Henzinger, Thomas A ^a   Qadeer, Shaz ^a   Rajamani, Sriram K ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER AIDED ANALYSIS; LOCATION; MEMORY ARCHITECTURE; MULTIPROCESSING SYSTEMS;

MEMORY LOCATIONS; SEQUENTIAL CONSISTENCY; SHARED MEMORY MULTIPROCESSOR; SHARED MEMORY MULTIPROCESSOR SYSTEMS; SYSTEMATIC METHODOLOGY; TEMPORAL SEQUENCES; THREE PARAMETERS; VERIFYING SEQUENTIAL CONSISTENCIES;

MODEL CHECKING;

EID: 84957061332     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-48683-6_27     Document Type: Conference Paper

References (25)

1. [AB86] J. Archibald, J.-L. Baer. Cache coherence protocols: evaluation using a multiprocessor simulation model. ACM Trans. Computer Systems, 4(4):273-298, 1986.
2. [ABM93] Y. Afek, G. Brown, M. Merritt. Lazy caching. ACM Trans. Programming Languages and Systems, 15(1):182-205, 1993.
3. [AG96] S.V. Adve, K. Gharachorloo. Shared memory consistency models: a tutorial. IEEE Computer, 29(12):66-76, 1996.
4. [AHM+98] R. Alur, T.A. Henzinger, F.Y.C. Mang, S. Qadeer, S.K. Rajamani, S. Tasiran. MOCHA: Modularity in model checking. In CAV 98: Computer Aided Verification, LNCS, pp. 521-525. Springer-Verlag, 1998.
5. [AMP96] R. Alur, K.L. McMillan, D. Peled. Model-checking of correctness conditions for concurrent objects. In Proc. 11th IEEE Symp. Logic in Computer Science, pp. 219-228, 1996.
6. [BCG89] M.C. Browne, E.M. Clarke, O. Grumberg. Reasoning about networks with many identical finite state processes. Information and Computation, 81(1):13-31, 1989.
7. [CGH+93] E.M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D.E Long, K.L. McMillan, and L.A. Ness. Verification of the Futurebus+ cache coherence protocol. In Proc. 11th IFIP WG10.2 Conf. Computer Hardware Description Languages and their Applications, pp. 15-30, 1993.
8. [EM95] A.T. Eiriksson, K.L. McMillan. Using formal verification/analysis methods on the critical path in system design: a case study. In CAV 95: Computer Aided Verification, LNCS 939, pp. 367-380. Springer-Verlag, 1995.
9. [EN98] E.A. Emerson, K.S. Namjoshi. Verification of a parameterized bus arbitration protocol. In CAV 98: Computer Aided Verification, LNCS 1427, pp. 452-463. Springer-Verlag, 1998.
10. [GMG91] P.B. Gibbons, M. Merritt, K. Gharachorloo. Proving sequential consistency of high-performance shared memories. In Proc. 3rd ACM Symp. Parallel Algorithms and Architectures, pp. 292-303, 1991.
11. [Gra94] S. Graf. Verification of a distributed cache memory by using abstractions. In CAV 94: Computer Aided Verification, LNCS 818, pp. 207-219. Springer-Verlag, 1994.
12. [GS97] S. Graf, H. Saidi. Construction of abstract state graphs with PVS. In CAV97: Computer Aided Verification, LNCS 1254, pp. 72-83. Springer-Verlag, 1997.
13. [Hil98] M.D. Hill. Multiprocessors should support simple memory consistency models. IEEE Computer, 31(8):28-34, 1998.
14. [HP96] J.L. Hennessy, D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan-Kaufmann, 1996.
15. [ID96] C. N. Ip, D. L. Dill. Better verification through symmetry. Formal Methods in System Design, 9(1-2):41-75, 1996.
16. [KM89] R.P. Kurshan, K.L. McMillan. A structural induction theorem for processes. In Proc. 8th ACM Symp. Principles of Distributed Computing, pp. 239-247, 1989.
17. [Lam79] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Computers, C-28(9):690-691, 1979.
18. [LD92] P. Loewenstein, D.L. Dill. Verification of a multiprocessor cache protocol using simulation relations and higher-order logic. Formal Methods in System Design, 1(4):355-383, 1992.
19. [LLOR99] P. Ladkin, L. Lamport, B. Olivier, D. Roegel. Lazy caching in TLA. To appear in Distributed Computing.
20. [MS91] K. L. McMillan, J. Schwalbe. Formal verification of the Encore Gigamax cache consistency protocol. In Proc. Symp. Shared Memory Multiprocessors, Inf. Process. Soc. Japan, pp. 242-251, 1991.
21. [NGMG98] R. Nalumasu, R. Ghughal, A. Mokkedem, G. Gopalakrishnan. The 'test model-checking' approach to the verification of formal memory models of multiprocessors. In CAV 98: Computer Aided Verification, LNCS 1427, pp. 464-476. Springer-Verlag, 1998.
22. [PD95] F. Pong, M. Dubois. A new approach for the verification of cache coherence protocols. IEEE Trans. Parallel and Distributed Systems, 6(8):773-787, 1995.
23. [PD96] S. Park, D.L. Dill. Protocol verification by aggregation of distributed transactions. In CAV 96: Computer Aided Verification, LNCS 1102, pp. 300-310. Springer-Verlag, 1996.
24. [PSCH98] M. Plakal, D.J. Sorin, A.E. Condon, M.D. Hill. Lamport clocks: verifying a directory cache-coherence protocol. In Proc. 10th ACM Symp. Parallel Algorithms and Architectures, pp. 67-76, 1998.
25. [WL89] P. Wolper, V. Lovinfosse. Verifying properties of large sets of processes with network invariants. In CAV 89: Computer Aided Verification, LNCS 407, pp. 68-80. Springer-Verlag, 1989.