Design of a power/performance efficient single-loop sigma-delta modulator for wireless receivers

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3254, Issue , 2004, Pages 564-573

  Kusu, Ana ^a,b   Borodenkov, Alexei ^a   Ismail, Mohammed ^a,c   Tenhunen, Hannu ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b TECHNICAL UNIVERSITY OF CLUJ NAPOCA   (Romania)

^c OHIO STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; DELTA MODULATION; DELTA SIGMA MODULATION; DESIGN; WIRELESS TELECOMMUNICATION SYSTEMS;

ANALOG CIRCUITRY; FEEDFORWARD PATHS; FIGURE OF MERITS; SIGMA DELTA MODULATOR; SIGMA-DELTA A/D CONVERTER; SINGLE LOOP SIGMA DELTA MODULATORS; WIRELESS APPLICATION; WIRELESS RECEIVERS;

MODULATORS;

EID: 33646576637     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Article

References (16)

1. Gerfers, F., Min Soh, K., Ortmanns, M., Manoli, Y.: Figure of Merit Based Design Strategy for Low-Power Continuous-Time ∑Δ Modulators. In: IEEE ISCAS, vol. 4 (2002) 233-236
2. Norsworthy, S. R., Schreier, R. and Ternes, G.C.: Delta-Sigma Converters-Theory, Design and Simulation. In: New York: IEEE Press (1997)
3. Burger, T. and Qiuting Hueng: A 13.5mW, 185 MSample/s ∑Δ modulator for UMTS/GSM dual-standard IF reception. In: IEEE ISSCC Conf. Digest of Tech. Papers (2002) 44-45
4. Gomez, G. and Haroun, B.: A 1.5 V 2.4/2.9 mW 79/50 dB DR Sigma-Delta modulator for GSM/WCDMA in a 0.13 um digital process. In: IEEE ISSCC Conference Digest of Technical Papers (2002) 242-244
5. Hamoui, A.A., Martin, K.: High-Order Multibit Modulators and Pseudo Data-Weighted-Averaging in Low-Oversampling ∑Δ ADCs for Broad-Band Applications. In: IEEE Trans. Circuits Syst. I:Regular Papers, vol. 51, no. 1 (2004) 72-85
6. Miller, M. R. and Perie C. S.: A Multi-Bit Sigma-Delta ADC for Multi-Mode Receivers. In: IEEE Journal of Solid-State Circuits, Vol. 38, no. 3 (2003) 475-482
7. Baird, R.T. and Fiez, T.S.: Linearity enhancement of multibit ∑Δ A/D and D/A converters using data weighted averaging. In: IEEE Trans. Cir. Syst. II, vol. 42, no. 12 (1995) 753-762
8. Dezzani, A. and Andre, E.: A dual-mode WCDMA/GPRS Sigma-Delta Modulator. In: IEEE ISSCC Conference Digest of Technical Papers (2003) 58-59
9. Oliaei, O., Clement, P., and Gorisse, P.: A 5-mW ∑Δ Modulator with 84 dB Dynamic Range for GSM/EDGE. In: IEEE Journal of Solid-State Circuits, vol. 37, no. 1 (2002) 1-10
10. Rusu, A. and Tenhunen, H.: A third-order multibit ∑Δ modulator with feedforward signal path. In: IEEE NEWCAS (2003) 145-148
11. Silva, J., Moon, U., Steensgaard, J. and Temes, G. C.: Wideband low-distortion delta-sigma ADC topology. In: IEE Electronics Letters, vol.37, no. 12 (2001) 737-738
12. Vink J. and Rens J. van: A CMOS Multi-bit Sigma-Delta Modulator for Video Applications. In: IEEE ESSCIRC (1998)
13. Kenney, J.G. and Carley, L.R.: CLANS: A high-level synthesis tool for high resolution data converters. In: IEEE ICCAD-88. Digest of Technical Papers (1988) 496-499
14. Baird, R.T. and Fiez, T.S.: Stability Analysis of High-Order ∑-Δ Modulation for ADC's. In: IEEE-Transactions on Circuits and Systems-II, vol. 41 (1994) 59-62
15. Malcovati, P. et al: Behavioral modeling of switched-capacitor sigma-delta modulators. In: IEEE Trans. Circuits Syst. II, vol.50, no. 3 (2003) 352-364
16. Medeiro, F., Ferez-Verdu, P., Rodriguez-Vazquez, A., Huertas, J. L.: Modeling OpAmp-Induced Harmonic Distortion for SC Sigma-Delta Modulator Design. In: IEEE ISCAS, vol. 5 (1994) 445-448.