Distortion analysis of Miller-compensated three-stage amplifiers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 5, 2006, Pages 961-976

  Cannizzaro, Salvatore Omar ^a,b   Palumbo, Gaetano ^a   Pennisi, Salvatore ^a  

^a UNIVERSITY OF CATANIA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

Feedback circuits; Harmonic distortion; Miller compensation; Multistage amplifiers

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC DISTORTION; ELECTRIC NETWORK SYNTHESIS; FEEDBACK AMPLIFIERS; FREQUENCY DOMAIN ANALYSIS; HARMONIC DISTORTION; NONLINEAR NETWORK ANALYSIS;

DISTORTION ANALYSIS; MILLER COMPENSATION; MULTISTAGE AMPLIFIERS; THREE-STAGE AMPLIFIERS;

COMPUTER AIDED NETWORK ANALYSIS;

EID: 33646509624     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.862287     Document Type: Article

References (24)

1. J. Huijsing and D. Linebarger, "Low-voltage operational amplifier with rail-to-rail input and output ranges," IEEE J. Solid-State Circuits, vol. SC-20, no. 6, pp. 1144-1150, Dec. 1985.
2. M. Pardoen and M. Degrauwe, "A rail-to-rail input/output CMOS power amplifier," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 501-504, Apr. 1990.
3. F. Op'T EEynde, P. Ampe, L. Verdeyen, and W. Sansen, "A CMOS large-swing low-distortion three-stage class AB power amplifier," IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 265-273, Feb. 1990.
4. J. Fonderie and J. Huijsing, "Operational amplifier with 1-V rail-to-rail multipath-driven output stage," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1817-1824, Dec. 1991.
5. R. Eschauzier, R. Hogervorst, and J. Huijsing, "A Programmable 1.5 V CMOS class-AB operational amplifier with hybrid nested miller compensation for 120 dB gain and 6 MHz UGF," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1497-1504, Dec. 1994.
6. H. Ng, R. Ziazadeh, and D. Allstot, "A multistage amplifier technique with embedded frequency compensation," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 339-347, Mar. 1999.
7. R. Eschauzier and J. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers. Norwell, MA: Kluwer, 1998.
8. F. You, S. Embabi, and E. Sanchez-Sinencio, "Multistage amplifier topologies with nested Gm-C compensation," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2000-2011, Dec. 1997.
9. K. Leung, P. Mok, W. Ki, and J. Sin, "Three-stage large capacitive load amplifier with dumping-factor-control frequency compensation," IEEE J. Solid-State Circuits, vol. SC-35, no. 2, pp. 221-230, Feb. 2000.
10. G. Palumbo and S. Pennisi, "Design methodology and advances in nested-Miller compensation," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 7, pp. 893-903, Jul. 2002.
11. R. Mita, G. Palumbo, and S. Pennisi, "Design guidelines for reversed nested Miller compensation," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol. 50, no. 5, pp. 227-233, May 2003.
12. E. Bedrosian and S. Rice, "The output properties of volterra systems (nonlinear systems with memory) driven by harmonic and gaussian inputs," Proc. IEEE, vol. 59, no. 12, pp. 1688-1707, Dec. 1971.
13. R. Meyer, M. Shensa, and R. Eschenbach, "Cross modulation and intermodulation in amplifiers at high frequency," IEEE J. Solid-State Circuits, vol. SC-7, no. 1, pp. 16-23, Feb. 1972.
14. S. Narayanan and C. Poon, "An analysis of distortion in bipolar transistors using integral charge control model and volterra series," IEEE Trans. Circuit Theory, vol. CT-20, no. 4, pp. 341-351, Jul. 1973.
15. P. Wambacq, G. Gielen, P. Kinget, and W. Sansen, "High-frequency distortion analysis of analog integrated circuits," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol. 46, no. 3, pp. 335-344, Mar. 1999.
16. W. Sansen, "Distortion in elementary transistor circuits," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol. 46, no. 3, pp. 315-324, Mar. 1999.
17. P. Wambacq and W. Sansen, Distortion Analysis of Analog Integrated Circuits. Norwell, MA: Kluwer, 1998.
18. B. Hernes and T. Saether, Design Criteria for Low Distortion in Feedback Opamp Circuits. Norwell, MA: Kluwer, 2003.
19. B. Hernes and W. Sansen, "Distortion in single-, two- and three-stage amplifiers," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 52, no. 5, pp. 846-856, May 2005.
20. P. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1977.
21. G. Palumbo and S. Pennisi, Feedback Amplifiers: Theory and Design. Norwell, MA: Kluwer, 2002.
22. G. Palumbo and S. Pennisi, "Harmonic distortion in nonlinear amplifier with nonlinear feedback," J. Circuit Theory Appl., vol. 26, pp. 293-299, 1998.
23. G. Palumbo and S. Pennisi, "High-frequency harmonic distortion in feedback amplifiers: Analysis and applications," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 3, pp. 328-340, Mar. 2003.
24. G. Palumbo and S. Pennisi, "Harmonic distortion in three-stage nested-Miller-compensated amplifiers," in Proc. IEEE ISCAS'04, vol. I, Vancouver, BC, Canada, May 2004, pp. 485-488.