A DSP architecture for high-speed FFT in OFDM systems

ETRI Journal

Volumn 24, Issue 5, 2002, Pages 391-397

  Lee, Jaesung ^a   Lee, Jeonghoo ^b   Sunwoo, Myung H ^b   Moh, Sangman ^a   Oh, Seongkeun ^b  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^b Ajou University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATA PROCESSING; FAST FOURIER TRANSFORMS; ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

DIGITAL SIGNAL PROCESSORS (DSP);

DIGITAL SIGNAL PROCESSING;

EID: 0036773050     PISSN: 12256463     EISSN: None     Source Type: Journal    
DOI: 10.4218/etrij.02.0102.0007     Document Type: Article

References (17)

1. J. Glossner, J. Moreno, M. Moudgill, J. Derby, E. Hokenek, D. Meltzer, U. Shvadron, and M. Ware, "Trends in Compilable DSP Architecture," Proc. IEEE Workshop Signal Processing Systems, 2000, pp. 181-199.
2. VDSL Alliance, VDSL Alliance Draft Standard Proposal, Apr. 1999.
3. B.R. Wiese and J.S. Chow, "Programmable Implementations of xDSL Tranisceiver System," IEEE Comm. Mag., vol. 39, May 2000, pp. 114-119.
4. J.G. Cousin, M. Denoual, D. Saille, and O. Sentieys, "Fast ASIP Synthesis and Power Estimation for DSP Application," Proc. IEEE Workshop Signal Processing Systems, 2000, pp. 591-600.
5. CARMEL DSP Core Data Sheet, Infineon Technologies Inc., 1999.
6. Philips Semiconductors Inc. "Philips Semiconductors' R.E.A.L. DSP Core for Low-Cost Low-Power Telecommunication and Consumer Applications," Technical Backgrounder From Philips Semiconductors, Sept. 1998, [Online] Available: http://www.us3.semiconductors.com.
7. TMS320C62xx User's Manual, Texas Instruments Inc., Dallas, TX, 1997.
8. SC140 DSP Core Reference Manual, Motorola Semiconductors Inc., Denver, CO, 2000.
9. DSP16210 Digital Signal Processor Data Sheet, Lucent Technologies Inc., Allentown, PA, 2000.
10. O.B. Sheva, W. Gideon, and B. Eran, "Multiple and Parallel Execution Units in Digital Signal Processors," Smart Cores Articles, 1999, [Online] Available: http://www.dspg.com.
11. Soohwan Ong, Myung H. Sunwoo, and Manpyo Hong, "A Fixed-Point Multimedia DSP Chip for Portable Multimedia Services," Proc. IEEE Workshop on Signal Processing Systems Design and Implementation, Oct. 1998, pp. 94-102.
12. Soohwan Ong and M.H. Sunwoo, "A Fixed-Point DSP(MDSP) Chip for Portable Multimedia," IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences, vol. E82-A, June 1999, pp. 939-944.
13. A.V. Oppenheim and R.W. Schafer, Discrete-Time Signal Processing, Englewood Cliffs, NJ, Prentice-Hall, 1989.
14. P. Pirsch, Architectures for Digital Signal Processing, New York, Wiley, 1998.
15. A. Wenzler and E. Luder, "New Structures for Complex Multipliers and Their Noise Analysis," Proc. IEEE Int 7 Symp. Circuits and Syst., Apr. 1995, pp. 1432-1435.
16. Sangman Moh and Sukhan Yoon, "High-Speed Array Multipliers Based on On-the-Fly Conversion," ETRI J., vol. 19, no. 4, Dec. 1997, pp. 317-325.
17. Kyoung Park, Sunghoon Choi, Yongwha Chung, Woojong Hahn, and Sukhan Yoon, "On-Chip Multiprocessor with Simultaneous Multithreading," ETRI J., vol. 22, no. 4, Dec. 2000, pp. 13-24.