An efficient circulant MIMO equalizer for CDMA downlink: Algorithm and VLSI architecture

Eurasip Journal on Applied Signal Processing

Volumn 2006, Issue , 2006, Pages

  Guo, Yuanbin ^a   Zhang, Jianzhong ^a   McCain, Dennis ^a   Cavallaro, Joseph R ^b  

^a NOKIA RESEARCH CENTER   (United States)

^b Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODE DIVISION MULTIPLE ACCESS; MATRIX ALGEBRA; OPTIMIZATION;

CONJUGATE-GRADIENT; DIRECT MATRIX INVERSE (DMI); HERMITIAN OPTIMIZATION; MIMO EQUALIZER; SUBMATRICES; VLSI ARCHITECTURE;

SIGNAL PROCESSING;

EID: 33645744623     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/ASP/2006/57134     Document Type: Article

References (27)

1. D. Gesbert M. Shafi D. Shiu P. J. Smith A. Naguib From theory to practice: an overview of MIMO space-time coded wireless systems. IEEE Journal on Selected Areas in Communications 21 2003 3 281 302
2. G. D. Golden C. J. Foschini R. A. Valenzuela P. W. Wolniansky Detection algorithm and initial laboratory results using V-BLAST space-time communication architecture. Electronics Letters 35 1999 1 14 16
3. G. J. Foschini Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas. Bell Labs Technical Journal 1 1996 2 41 59
4. H. Holma A. Toskala Wideband CDMA for UMTS. John Wiley & Sons New York, NY, USA 2000
5. A. Wiesel L. García J. Vidal A. Pagès J. R. Fonollosa Turbo linear dispersion space time coding for MIMO HSDPA systems. Proceedings of 12th IST Summit on Mobile and Wireless Communications Aveiro, Portugal 2003
6. K. Hooli M. Juntti M. J. Heikkilä P. Komulainen M. Latva-aho J. Lilleberg Chip-level channel equalization in WCDMA downlink. EURASIP Journal on Applied Signal Processing 2002 2002 8 757 770
7. S. Das C. Sengupta J. R. Cavallaro Hardware design issues for a mobile unit for next-generation CDMA systems. Proceedings of SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations VIII San Diego, Calif, USA 3461 1998 476 487
8. L. L. Scharf Statistical Signal Processing: Detection, Estimation, and Time Series Analysis. Addison-Wesley New York, NY, USA 1990
9. T. Kailath J. Chun Generalized displacement structure for block-Toeplitz, Toeplitz-block, and Toeplitz-derived matrices. SIAM Journal on Matrix Analysis and Applications 15 1994 1 114 128
10. S. Chandrasekarnan A. H. Sayed Stablizing the generalized schur algorithm. SIAM Journal on Matrix Analysis and Applications 17 1996 4 950 983
11. M. J. Heikkila K. Ruotsalainen J. Lilleberg Space-time equalization using conjugate-gradient algorithm in WCDMA downlink. Proceedings of 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC '02) Lisbon, Portugal 2 2002 673 677
12. F. R. Jevic J. R. Cavallaro A. de Baynast ASIP architecture implementation of channel equalization algorithms for MIMO systems in WCDMA downlink. Proceedings of 60th IEEE Vehicular Technology Conference (VTC '04) Los Angeles, Calif, USA 3 2004 1735 1739
13. Y. Guo G. Xu D. McCain J. R. Cavallaro Rapid scheduling of efficient VLSI architectures for next-generation HSDPA wireless system using Precision C synthesizer. Proceedings of 14th IEEE International Workshop on Rapid Systems Prototyping (RSP '03) San Diego, Calif, USA 2003 179 185
14. http://www.nokia.com/nokia/0,53713,00.html
15. J. Wrolstad Bell Labs BLASTs New High-Speed Wireless Chips. Wireless NewsFactor Los Angeles, Calif, USA 2002
16. Z. Guo F. Edman P. Nilsson V. Ovall On VLSI implementations of MIMO detectors for future wireless communications. Proceedings of 1st IST-MAGNET Workshop Shanghai, China 2004
17. Y. Guo D. McCain J. Zhang J. R. Cavallaro Scalable FPGA architectures for LMMSE-based SIMO chip equalizer in HSDPA downlink. Proceedings of 37th Asilomar Conference on Signals, Systems and Computers Monterey, Calif, USA 2 2003 2171 2175
18. A. Evans A. Silburt G. Vrckovnik Functional verification of large ASICs. Proceedings of 35th ACM/IEEE Design Automation Conference (DAC '98) San Francisco, Calif, USA 1998 650 655
19. P. Bellows B. Hutchings JHDL-An HDL for reconfigurable systems. Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines Napa Valley, Calif, USA 1998 175 184 IEEE Computer Society Press
20. Y. Guo J. Zhang D. McCain J. R. Cavallaro Efficient MIMO equalization for downlink multi-code CDMA: complexity optimization and comparative study. Proceedings of IEEE Global Telecommunications Conference (GLOBECOM∼'04) Dallas, Tex, USA 4 2004 2513 2519
21. S. Rajagopal B. A. Jones J. R. Cavallaro Task partitioning wireless base-station receiver algorithms on multiple DSPs and FPGAs. Proceedings of International Conference on Signal Processing Applications and Technology (ICSPAT '00) Dallas, Tex, USA 2000
22. R. A. Horn C. R. Johnson Matrix Analysis. Cambridge University Press New York, NY, USA 1985
23. J. P. Kermoal L. Schumacher K. I. Pedersen P. E. Mogensen F. Frederiksen A stochastic MIMO radio channel model with experimental validation. IEEE Journal on Selected Areas in Communications 20 2002 6 1211 1226
24. H. Nguyen J. Zhang B. Raghothaman A Kalman-filter approach to equalization of CDMA downlink channels. EURASIP Journal on Applied Signal Processing 2005 2005 5 611 625
25. A. Burg M. Rupp M. Guillaud FPGA implementation of a MIMO receiver front-end for the UMTS downlink. Proceedings of International Zurich Seminar on Broadband Communications (IZS '02) Zurich, Switzerland 2002 8-1 8-6
26. Mentor Graphics Catapult C Manual and C/C++ style guide. 2004 Wilsonville, Ala, USA
27. U. Knippin Early design evaluation in hardware and system prototyping for concurrent hardware/software validation in one environment. Proceedings of 13th IEEE International Workshop on Rapid System Prototyping (RSP '02) Darmstadt, Germany 2002