-
2
-
-
0033078964
-
FPGA in the software radio
-
M. Cummings and S. Haruyama, "FPGA in the software radio," IEEE Communications Magazine, vol. 37, no. 2, pp. 108-112, 1999.
-
(1999)
IEEE Communications Magazine
, vol.37
, Issue.2
, pp. 108-112
-
-
Cummings, M.1
Haruyama, S.2
-
3
-
-
33645132467
-
Single chip PPGA-based reconfigurable instruments
-
Colima, Mexico, September
-
G.-R. Tsai, M.-C. Lin, G.-S. Sun, and Y.-S. Lin, "Single chip PPGA-based reconfigurable instruments," in Proceedings of International Conference on Reconfigurable Computing and FP-GAs (ReConFig'04), Colima, Mexico, September 2004.
-
(2004)
Proceedings of International Conference on Reconfigurable Computing and FP-GAs (ReConFig'04)
-
-
Tsai, G.-R.1
Lin, M.-C.2
Sun, G.-S.3
Lin, Y.-S.4
-
4
-
-
0009339744
-
-
John Wiley & Sons, New York, NY, USA
-
S. A. Dyer, Survey of Instrumentation and Measurement, John Wiley & Sons, New York, NY, USA, 2001.
-
(2001)
Survey of Instrumentation and Measurement
-
-
Dyer, S.A.1
-
5
-
-
13444262769
-
Using PPGA to implement a n-channel arbitrary wave form generator with various add-on functions
-
University of Tokyo, Tokyo, Japan, December
-
J.-W. Hsieh, G.-R. Tsai, and M.-C. Lin, "Using PPGA to implement a n-channel arbitrary wave form generator with various add-on functions," in Proceedings of 2nd IEEE International Conference on Field-Programmable Technology (FPT'03), pp. 296-298, University of Tokyo, Tokyo, Japan, December 2003.
-
(2003)
Proceedings of 2nd IEEE International Conference on Field-programmable Technology (FPT'03)
, pp. 296-298
-
-
Hsieh, J.-W.1
Tsai, G.-R.2
Lin, M.-C.3
-
6
-
-
33645158076
-
Wide-band and precisely measurement method of phase detector based on FPGA with embedded processor
-
I-SHOU University, Kaohsiung, Taiwan, December
-
G.-R. Tsai, M.-C. Lin, W.-Z. Tung, K.-C. Chuang, and S.-Y. Chan, "Wide-band and precisely measurement method of phase detector based on FPGA with embedded processor," in Proceedings of International Conference on Informatics, Cybernetics and Systems (ICICS'03), I-SHOU University, Kaohsiung, Taiwan, December 2003.
-
(2003)
Proceedings of International Conference on Informatics, Cybernetics and Systems (ICICS'03)
-
-
Tsai, G.-R.1
Lin, M.-C.2
Tung, W.-Z.3
Chuang, K.-C.4
Chan, S.-Y.5
-
7
-
-
27944439751
-
High speed signal sampler by multiple-path algorithm
-
Chiang Mai, Thailand, November
-
G.-R. Tsai and M.-C. Lin, "High speed signal sampler by multiple-path algorithm," in Proceeding of IEEE Region 10 Conference (TENCON'04), vol. 1, pp. 29-31, Chiang Mai, Thailand, November 2004.
-
(2004)
Proceeding of IEEE Region 10 Conference (TENCON'04)
, vol.1
, pp. 29-31
-
-
Tsai, G.-R.1
Lin, M.-C.2
-
8
-
-
33645155805
-
Implementation of a real-time harmonic analyzer core by a single FPGA chip
-
Tainan, Taiwan, November
-
G.-R. Tsai and M.-C. Lin, "Implementation of a real-time harmonic analyzer core by a single FPGA chip," in Proceedings of 25th Symposium on Electrical Power Engineering, Tainan, Taiwan, November 2004.
-
(2004)
Proceedings of 25th Symposium on Electrical Power Engineering
, vol.25
-
-
Tsai, G.-R.1
Lin, M.-C.2
-
9
-
-
33845577275
-
A digital frequency synthesizer
-
J. Tierney, C. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Transactions on Audio and Electroacoustics, vol. 19, no. 1, pp. 18-57, 1971.
-
(1971)
IEEE Transactions on Audio and Electroacoustics
, vol.19
, Issue.1
, pp. 18-57
-
-
Tierney, J.1
Rader, C.2
Gold, B.3
-
10
-
-
0032645526
-
Configurable logic for digital communications: Some signal processing perspectives
-
C. Dick and F. J. Harris, "Configurable logic for digital communications: some signal processing perspectives," IEEE Communications Magazine, vol. 37, no. 8, pp. 107-111, 1999.
-
(1999)
IEEE Communications Magazine
, vol.37
, Issue.8
, pp. 107-111
-
-
Dick, C.1
Harris, F.J.2
-
11
-
-
0032003281
-
A direct digital synthesizer with an on-chip D/A-converter
-
J. Vankka, M. Waltari, M. Kosunen, and K. A. I. Halonen, "A direct digital synthesizer with an on-chip D/A-converter," IEEE Journal of Solid-State Circuits, vol. 33, no. 2, pp. 218-237, 1998.
-
(1998)
IEEE Journal of Solid-state Circuits
, vol.33
, Issue.2
, pp. 218-237
-
-
Vankka, J.1
Waltari, M.2
Kosunen, M.3
Halonen, K.A.I.4
-
12
-
-
0019558620
-
A survey of digital phase-locked loops
-
W. C. Lindsey and C. M. Chie, "A survey of digital phase-locked loops," Proceedings of the IEEE, vol. 69, no. 4, pp. 410-431, 1981.
-
(1981)
Proceedings of the IEEE
, vol.69
, Issue.4
, pp. 410-431
-
-
Lindsey, W.C.1
Chie, C.M.2
-
13
-
-
0003857807
-
-
McGraw-Hill, New York, NY, USA, 5th edition
-
R. E. Best, Phase-Locked Loops: Design, Simulation, and Applications, McGraw-Hill, New York, NY, USA, 5th edition, 2003.
-
(2003)
Phase-locked Loops: Design, Simulation, and Applications
-
-
Best, R.E.1
-
14
-
-
0037319509
-
An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time
-
T. Watanabe and S. Yamauchi, "An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time," IEEE Journal of Solid-State Circuits, vol. 38, no. 2, pp. 198-204, 2003.
-
(2003)
IEEE Journal of Solid-state Circuits
, vol.38
, Issue.2
, pp. 198-204
-
-
Watanabe, T.1
Yamauchi, S.2
|