Modeling value speculation

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 2002-January, Issue , 2002, Pages 211-222

  Sazeides, Y ^a  

^a UNIVERSITY OF CYPRUS   (Cyprus)

Author keywords

Application software; Computer science; Counting circuits; Delay; Discrete event simulation; Hardware; Microarchitecture; Parallel processing; Registers; Software performance

Indexed keywords

APPLICATION PROGRAMS; COMPUTER HARDWARE; COMPUTER SCIENCE; COMPUTER SOFTWARE; COUNTING CIRCUITS; DELAY CIRCUITS; DISCRETE EVENT SIMULATION; PROGRAM PROCESSORS; SUPERCOMPUTERS;

DELAY; MICRO ARCHITECTURES; PARALLEL PROCESSING; REGISTERS; SOFTWARE PERFORMANCE;

COMPUTER ARCHITECTURE;

EID: 33644599693     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2002.995711     Document Type: Conference Paper

References (43)

1. J. L. Baer and T. F. Chen. An Effective on-chip Preloading Scheme to Reduce Data Access Penalty. In Proceedings of Supercomputing, pages 176-186, November 1991.
2. M. Bekerman, S. Jourdan, R. Ronen, G. Kirshenboim, L. Rappoport, A. Yoaz, and U. Weiser. Correlated load-address predictors. In Proceedings of the 26th Annual International Symposium on Computer Architecture, June 1999.
3. B. Black, B. Mueller, S. Postal, R. Rakic, N. Utamaphethai, and J. P. Shen. Load Execution Latency Reduction. In Proceedings of the 12th International Conference on Supercomputing, June 1998.
4. W. Buchholz. Planning a Computer System. McGraw-Hill Book Company, NY, 1962.
5. D. Burger, T. M. Austin, and S. Bennett. Evaluating Future Microprocessors: The SimpleScalar Tool Set. Technical Report CS-TR-96-1308, University of Wisconsin-Madison, July 1996.
6. M. Burtcher and B. G. Zorn. Exploring Last n Value Prediction. In International Conference on Parallel Architectures and Compilation Techniques, 1999.
7. M. J. C. Fu, S. Larin, and T. Conte. Value Speculation Scheduling for High Performance Processors. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998.
8. B. Calder, G. Reinman, and D. Tullsen. Selective value prediction. In Proceedings of the 26th Annual International Symposium on Computer Architecture, June 1999.
9. Eric Rotenberg and Quinn Jacobson and James E. Smith. A study of control independence in superscalar processors. Technical Report CS-TR-98-1389, University of Wisconsin-Madison, December 1998.
10. J. A. Fisher. Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Transactions on Computers, 30(7):478-490, July 1981.
11. F. Gabbay and A. Mendelson. Speculative Execution Based on Value Prediction. Technical Report (Available from http://www-ee.technion.ac.il/fredg), Technion, November 1996.
12. F. Gabbay and A. Mendelson. Can Program Profiling Support Value Prediction? In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, pages 270-280, December 1997.
13. F. Gabbay and A. Mendelson. The Effect of Instruction Fetch Bandwidth on Value Prediction. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 272-281, June 1998.
14. J. Gonzalez and A. Gonzalez. The Potential of Data Value Speculation. In Proceedings of the 12th International Conference on Supercomputing, pages 21-28, June 1998.
15. E. Jacobsen, E. Rotenberg, and J. E. Smith. Assigning Confidence to Conditional Branch Predictions. In Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture, pages 142-152, December 1996.
16. E. Larson and T. Austin. Compiler Controlled Value Prediction using Branch Predictor Based Confidence. In Proceedings of the 33nd Annual ACM/IEEE International Symposium on Microarchitecture, 2000.
17. S. Lee, Y. Wang, and P. Yew. Decoupled Value Prediction on Trace Processors. In HPCA9, 2000.
18. S. Lee and P. Yew. On Some Implementation Issues for Value Prediction on Wide-Issue ILP Processors. In International Conferenceon Parallel Architectures and Compilation Techniques, 2000.
19. M. Lipasti. personal communication, 1999.
20. M. H. Lipasti. Value Locality and Speculative Execution. Technical Report CMU-CSC-97-4, Carnegie Mellon University, May 1997.
21. M. H. Lipasti and J. P. Shen. Exceeding the Dataflow Limit via Value Prediction. In Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture, pages 226-237, December 1996.
22. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value Locality and Data Speculation. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 138-147, October 1996.
23. P. Marcuelo and A. Gonzalez. Value Prediction for Speculative Multithreaded Architectures. In Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture, 1999.
24. S. McFarling. Combining Branch Predictors. Technical Report DEC WRL TN-36, Digital Western Research Laboratory, June 1993.
25. A. Moshovos, S. E. Breach, T. J. Vijaykumar, and G. Sohi. Dynamic Speculation and Synchronization of Data Dependences. In Proceedings of the 24th International Symposium on Computer Architecture, pages 181-193, June 1997.
26. Y. Nakra, R. Gupta, and M. L. Soffa. Value prediction in vliw machines. In Proceedings of the 26th Annual International Symposium on Computer Architecture, June 1999.
27. J. Parcerisa and A. Gonzalez. Reducing Wire Delay Penalty through Value Prediction. In Proceedingsof the 33nd Annual ACM/IEEE International Symposium on Microarchitecture, 2000.
28. G. Reinman and B. Calder. Predictive Techniques for Aggressive Load Speculation.In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pages 127-137, December 1998.
29. E. Rotenberg. personal communication, 1999.
30. E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. E. Smith. Trace Processors. In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, pages 138-148, December 1997.
31. B. Rychlik, J. Faistl, B. Krug, and J. P. Shen. Efficacy and Performance of Value Prediction. In International Conference on Parallel Architectures and Compilation Techniques, October 1998.
32. Y. Sazeides. An Analysis of Value Predictability and its Application to a Superscalar Processor. PhD Thesis, University of Wisconsin-Madison, 1999.
33. Y. Sazeides and J. E. Smith. Implementations of Context-Based Value Predictors. Technical Report ECE-TR-97-8, University of Wisconsin-Madison, Dec. 1997.
34. Y. Sazeides and J. E. Smith. The Predictability of Data Values. In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, pages 248-258, December 1997.
35. Y. Sazeides, S. Vassiliadis, and J. E. Smith. The Performance Potential of Data Dependence Speculation & Collapsing. In Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture,pages 238-247,December 1996.
36. J. E. Smith. A Study of Branch Prediction Strategies. In Proceedings of the 8th International Symposium on Computer Architecture, pages 135-148, May 1981.
37. J. E. Smith and A. R. Pleszkun. Implementing Precise Interrupts in Pipelined Processors. IEEE Transactions on Computers, 37(5):562-573, May 1988.
38. A. Sodani and G. S. Sohi. Understanding the Differences between Value Prediction and Instruction Reuse. In Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pages 205-215, December 1998.
39. G. Sohi. Instruction Issue Logic for High Performance, Interruptible, Multiple Functional Unit, Pipelined Computers. IEEE Transactions on Computers, 39(3):349-359, March 1990.
40. R. M. Tomasulo. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Research and Development, 11:25-33, January 1967.
41. D. M. Tullsen and J. S. Seng. Storageless value prediction using prior register values. In Proceedingsof the 26th Annual International Symposium on Computer Architecture, June 1999.
42. G. Tyson and T. Austin. Improving the Accuracy and Performance of Memory Communication through Renaming. In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, December 1997.
43. Y. Wu, D. Chen, and J. Fang. Better exploration of region-level value locality with integrated computation reuse and value prediction. In Proceedings of the 28th Annual International Symposium on Computer Architecture, May 2001.