Compiler controlled value prediction using branch predictor based confidence

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 2000, Pages 327-336

  Larson, BertErichold ^a   Austin, Todd ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL LINGUISTICS; CRITICAL PATH ANALYSIS; OPTIMIZATION; PROGRAM COMPILERS; PROGRAM DIAGNOSTICS;

BRANCH PREDICTOR; VALUE PREDICTION;

COMPUTER ARCHITECTURE;

EID: 0034462662     PISSN: 10724451     EISSN: None     Source Type: Journal    
DOI: 10.1109/MICRO.2000.898082     Document Type: Article

References (25)

1. D.C. Burger T. M. Austin The SimpleScalar Tool Set, Version 2.0 June 1997 1342 University of Wisconsin Computer Sciences
2. B. Calder P. Feller A. Eustace Value Profiling and Optimization Journal of Instruction-Level Parallelism March 1999
3. B. Calder G Reinman D. M. Tullsen Selective Value Prediction 26th International Symposium of Computer Architecture 26th International Symposium of Computer Architecture 1999-May
4. C. Fu T. M. Conte Value Speculation Mechanisms for EPIC Architectures October 1998 NC, Raleigh Dept. of Electrical and Computer Engineering, North Carolina State University
5. C. Fu M. D. Jennings S. Y. Larin T. M. Conte Software-Only Value Speculation Scheduling June 1998 NC, Raleigh Dept. of Electrical and Computer Engineering, North Carolina State University
6. C. Fu M. D. Jennings S. Y. Larin T. M. Conte Value Speculation Scheduling for High Performance Processors 8th International Conference on Architectural Support for Programming Languages and Operating Systems 8th International Conference on Architectural Support for Programming Languages and Operating Systems 1998-October
7. D. Grunwald A. Klauser S. Manne A. Pleskun Confidence Estimation for Speculation Control 25th International Symposium of Computer Architecture 25th International Symposium of Computer Architecture 1998-June
8. J. Huang Y. Choi D. J. Lilja Improving Value Prediction by Exploiting Both Operand and Output Value Locality July 1999 ARCTiC 99-06
9. K. M. Lepak M. H. Lipasti On the Value Locality of Store Instructions 27th International Symposium of Computer Architecture 27th International Symposium of Computer Architecture 2000-June
10. M. H. Lipasti J. P. Shen Exploiting Value Locality to Exceed the Dataflow Limit 29th International Symposium on Microarchitecture 29th International Symposium on Microarchitecture 1996-December
11. M. H. Lipasti J. P. Shen The Performance Potential of Value and Dependence Prediction EUROPAR-97 EUROPAR-97 1997-August
12. S. Lee Y. Wang P. Yew Decoupled Value Prediction on Trace Processors 6th International Symposium on High Performance Computer Architecture 6th International Symposium on High Performance Computer Architecture 2000-January
13. P. Marcuello A. Gonzalez The Potential of Data Value Speculation to Boost ILP 12th International Conference on Supercomputing 12th International Conference on Supercomputing 1998-July
14. P. Marcuello A. Gonzalez A Quantitative Assessment of Thread-Level Speculation Techniques 1st International Parallel and Distributed Processing Symposium 1st International Parallel and Distributed Processing Symposium 2000-May
15. P. Marcuello J. Tubella A. Gonzalez Value Prediction for Speculative Multithreaded Architectures 32th International Symposium on Microarchitecture 32th International Symposium on Microarchitecture 1999-November
16. R. Muth S. Debray S. Watterson K. De Bosschere alto: A Link-Time Optimizer for the Compaq Alpha December 1998 98-14
17. T. Nakra R. Gupta M. L. Soffa Global Context-Based Value Prediction 5th International Symposium on High Performance Computer Architecture 5th International Symposium on High Performance Computer Architecture 1999-January
18. T. Nakra R. Gupta M. L. Soffa Value Prediction in VLIW Machines 26th International Symposium on Computer Architecture 26th International Symposium on Computer Architecture 1999-May
19. Y. Sazeides J. E. Smith The Predictability of Data Values 30th International Symposium on Microarchitecture 30th International Symposium on Microarchitecture 1997-December
20. A. Sodani G. Sohi Dynamic Instruction Reuse 24th International Symposium on Computer Architecture 24th International Symposium on Computer Architecture 1997-June
21. E. Schnarr J. Larus Fast Out-Of-Order Processor Simulation Using Memoization 8th International Conference on Architectural Support for Programming Languages and Operating Systems 8th International Conference on Architectural Support for Programming Languages and Operating Systems 1998-October
22. S. T. Srinivasan A. R. Lebeck Load Latency Tolerance in Dynamically Scheduled Processors 31st International Symposium on Microarchitecture 31st International Symposium on Microarchitecture 1998-December
23. D. M. Tullsen J. S. Seng Storageless Value Prediction Using Prior Register Values 26th International Symposium on Computer Architecture 26th International Symposium on Computer Architecture 1999-May
24. VTune™ Performance Analyzer Home Page http://developer.intel.com/vtune/analyzer/index.htm
25. C. B. Zilles G Sohi Understanding the Backwards Slices of Performance Degrading Instructions 27th International Symposium of Computer Architecture 27th International Symposium of Computer Architecture 2000-June