Energy efficient comparators for superscalar datapaths

IEEE Transactions on Computers

Volumn 53, Issue 7, 2004, Pages 892-904

  Ponomarev, Dmitry V ^a   Kucuk, Gurhan ^a   Ergin, Oguz ^a   Ghose, Kanad ^a  

^a State University of New York   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE STORAGE; BUFFER STORAGE; COMPARATOR CIRCUITS; COMPUTER SIMULATION; ENERGY EFFICIENCY; LOGIC CIRCUITS;

ENERGY EFFICIENT COMPARATORS; LOW POWER DATAPATH; SUPERSCALAR MICROPROCESSORS;

MICROPROCESSOR CHIPS;

EID: 3242682684     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2004.29     Document Type: Article

References (15)

1. O. Ergin, K. Ghose, G. Kucuk, and D. Ponomarev, "A Circuit-Level Implementation of Fast, Energy-Efficient CMOS Comparators for High-Performance Microprocessors," Proc. 20th Int'l Conf. Computer Design, pp. 118-121, 2002.
2. D. Burger and T.M. Austin, "The SimpleScalar Tool Set: Version 2.0," technical report, Dept. of Computer Science, Univ. of Wisconsin-Madison, June 1997 , and documentation for all Simplescalar releases (through version 3.0).
3. D.M. Brooks et al., "Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors," IEEE Micro, vol. 20, no. 6, pp. 26-43, Nov./Dec. 2000.
4. J.-L. Cruz et al., "Multiple-Banked Register File Architecture," Proc. 27th Int'l Symp. Computer Architecture, pp. 316-325, 2000.
5. Design of High-Performance Microprocessor Circuits, A. Chandrakasan et al., eds. IEEE Press, 2001.
6. J. Emer, "EV8: The Post-Ultimate Alpha," Keynote Address Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '01), Sept. 2001.
7. D. Folegnani and A. Gonzalez, "Energy-Effective Issue Logic," Proc. 29th Int'l Symp. Computer Architecture, July 2001.
8. G. Kucuk, K. Ghose, D. Ponomarev, and P. Kogge, "Energy-Efficient Instruction Dispatch Buffer Design for Superscalar Processors," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED), pp. 237-242, 2001.
9. R.E. Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, vol. 19, no. 2, pp. 24-36, Mar./Apr. 1999.
10. K. Lin and C. Wu, "A Low-Power CAM Design for LZ Data Compression," IEEE Trans. Computers, vol. 49, no. 10, pp. 1139-1145, Oct. 2000.
11. S. Palacharla, N.P. Jouppi, and J.E. Smith, "Quantifying the Complexity of Superscalar Processors," Technical Report CS-TR-96-1308, Dept. of Computer Science, Univ. of Wisconsin, 1996.
12. C. Zukowski and S. Wang, "Use of Selective Precharge for Low-Power on the Match Lines of Content-Addressable Memories," Proc. IEEE Int'l Workshop Memory Technology, Design, and Testing, 1997.
13. D. Ponomarev, G. Kucuk, and K. Ghose, "AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors," Proc. Design, Automation, and Test in Europe (DATE-02), pp. 124-129, Mar. 2002.
14. M. Huang, J. Renau, and J. Torrellas, "Energy-Efficient Hybrid Wakeup Logic," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '02), 2002.
15. J. Farrell and T. Fischer, "Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor," IEEE J. Solid State Circuits, vol. 33, no. 5, May 1998.