-
1
-
-
0036494662
-
"Prediction of analog performance parameters using fast transient testing"
-
Mar
-
P. N. Variyam, S. Cherubal, and A. Chatterjee, "Prediction of analog performance parameters using fast transient testing," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 21, no. 3, pp. 349-361, Mar. 2002.
-
(2002)
IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst.
, vol.21
, Issue.3
, pp. 349-361
-
-
Variyam, P.N.1
Cherubal, S.2
Chatterjee, A.3
-
2
-
-
0030389597
-
"Hierarchy based on fault simulation of mixed-signal IC's"
-
Washington, DC
-
G. Devarayanadurg, P. Goeteti, and M. Soma, "Hierarchy based on fault simulation of mixed-signal IC's," in Proc. Int. Test Conf., Washington, DC, 1996, pp. 521-527.
-
(1996)
Proc. Int. Test Conf.
, pp. 521-527
-
-
Devarayanadurg, G.1
Goeteti, P.2
Soma, M.3
-
3
-
-
0034474849
-
"Verification of delta-sigma converters using adaptive regression modelling"
-
San Jose, CA
-
J. Roh, S. Seshadri, and J. A. Abraham, "Verification of delta-sigma converters using adaptive regression modelling," in Proc. Int. Conf. Computer Aided Design (ICCAD), San Jose, CA, 2000, pp. 182-187.
-
(2000)
Proc. Int. Conf. Computer Aided Design (ICCAD)
, pp. 182-187
-
-
Roh, J.1
Seshadri, S.2
Abraham, J.A.3
-
4
-
-
0033095170
-
"Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuit"
-
Mar
-
A. Abderrahman et al., "Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuit," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 18, no. 3, pp. 332-345, Mar. 1999.
-
(1999)
IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst.
, vol.18
, Issue.3
, pp. 332-345
-
-
Abderrahman, A.1
-
5
-
-
0033139229
-
"Test generation for mixed signal devices using signal flow graph"
-
R. Ramadoss and M. L. Bushnell, "Test generation for mixed signal devices using signal flow graph," J. Electron. Test.: Theory Appl., vol. 14, no. 3, pp. 189-205, 1999.
-
(1999)
J. Electron. Test.: Theory Appl.
, vol.14
, Issue.3
, pp. 189-205
-
-
Ramadoss, R.1
Bushnell, M.L.2
-
6
-
-
0025438295
-
"Testability analysis of analog systems"
-
Jun
-
G. J. Hemink et al., "Testability analysis of analog systems," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 9, no. 6, pp. 573-583, Jun. 1990.
-
(1990)
IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst.
, vol.9
, Issue.6
, pp. 573-583
-
-
Hemink, G.J.1
-
7
-
-
0036397197
-
"On the detectability of parametric faults in analog circuits"
-
Freiburg, Germany, Sep
-
J. Savir and Z. Guo, "On the detectability of parametric faults in analog circuits," in Proc. Int. Conf. Computer Design (ICCD), Freiburg, Germany, Sep. 2002, pp. 273-276.
-
(2002)
Proc. Int. Conf. Computer Design (ICCD)
, pp. 273-276
-
-
Savir, J.1
Guo, Z.2
-
8
-
-
0038697647
-
"Test limitations of parametric faults in analog circuits"
-
Tamuning, GU
-
J. Savir and Z. Guo, "Test limitations of parametric faults in analog circuits," in Proc. Asian Test Symp. (ATS), Tamuning, GU, 2002, pp. 39-44.
-
(2002)
Proc. Asian Test Symp. (ATS)
, pp. 39-44
-
-
Savir, J.1
Guo, Z.2
-
9
-
-
0242636484
-
"Test limitations of parametric faults in analog circuits"
-
Oct
-
J. Savir and Z. Guo, "Test limitations of parametric faults in analog circuits," IEEE Trans. Instrum. Meas., vol. 52, no. 5, pp. 1444-1454, Oct. 2003.
-
(2003)
IEEE Trans. Instrum. Meas.
, vol.52
, Issue.5
, pp. 1444-1454
-
-
Savir, J.1
Guo, Z.2
|