메뉴 건너뛰기




Volumn 55, Issue 1, 2006, Pages 150-157

Coefficient-based test of parametric faults in analog circuits

Author keywords

Fault detection; Monte Carlo simulation; Parameter tolerance; Parametric faults; System identification

Indexed keywords

COMPUTER SIMULATION; IDENTIFICATION (CONTROL SYSTEMS); LINEAR SYSTEMS; LOW PASS FILTERS; MONTE CARLO METHODS; REGRESSION ANALYSIS; TRANSFER FUNCTIONS;

EID: 32044461556     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2005.861490     Document Type: Article
Times cited : (55)

References (17)
  • 2
    • 0030389597 scopus 로고    scopus 로고
    • "Hierarchy based on fault simulation of mixed-signal IC's"
    • Washington, DC
    • G. Devarayanadurg, P. Goeteti, and M. Soma, "Hierarchy based on fault simulation of mixed-signal IC's," in Proc. Int. Test Conf., Washington, DC, 1996, pp. 521-527.
    • (1996) Proc. Int. Test Conf. , pp. 521-527
    • Devarayanadurg, G.1    Goeteti, P.2    Soma, M.3
  • 3
    • 0034474849 scopus 로고    scopus 로고
    • "Verification of delta-sigma converters using adaptive regression modelling"
    • San Jose, CA
    • J. Roh, S. Seshadri, and J. A. Abraham, "Verification of delta-sigma converters using adaptive regression modelling," in Proc. Int. Conf. Computer Aided Design (ICCAD), San Jose, CA, 2000, pp. 182-187.
    • (2000) Proc. Int. Conf. Computer Aided Design (ICCAD) , pp. 182-187
    • Roh, J.1    Seshadri, S.2    Abraham, J.A.3
  • 4
    • 0033095170 scopus 로고    scopus 로고
    • "Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuit"
    • Mar
    • A. Abderrahman et al., "Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuit," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 18, no. 3, pp. 332-345, Mar. 1999.
    • (1999) IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst. , vol.18 , Issue.3 , pp. 332-345
    • Abderrahman, A.1
  • 5
    • 0033139229 scopus 로고    scopus 로고
    • "Test generation for mixed signal devices using signal flow graph"
    • R. Ramadoss and M. L. Bushnell, "Test generation for mixed signal devices using signal flow graph," J. Electron. Test.: Theory Appl., vol. 14, no. 3, pp. 189-205, 1999.
    • (1999) J. Electron. Test.: Theory Appl. , vol.14 , Issue.3 , pp. 189-205
    • Ramadoss, R.1    Bushnell, M.L.2
  • 7
    • 0036397197 scopus 로고    scopus 로고
    • "On the detectability of parametric faults in analog circuits"
    • Freiburg, Germany, Sep
    • J. Savir and Z. Guo, "On the detectability of parametric faults in analog circuits," in Proc. Int. Conf. Computer Design (ICCD), Freiburg, Germany, Sep. 2002, pp. 273-276.
    • (2002) Proc. Int. Conf. Computer Design (ICCD) , pp. 273-276
    • Savir, J.1    Guo, Z.2
  • 8
    • 0038697647 scopus 로고    scopus 로고
    • "Test limitations of parametric faults in analog circuits"
    • Tamuning, GU
    • J. Savir and Z. Guo, "Test limitations of parametric faults in analog circuits," in Proc. Asian Test Symp. (ATS), Tamuning, GU, 2002, pp. 39-44.
    • (2002) Proc. Asian Test Symp. (ATS) , pp. 39-44
    • Savir, J.1    Guo, Z.2
  • 9
    • 0242636484 scopus 로고    scopus 로고
    • "Test limitations of parametric faults in analog circuits"
    • Oct
    • J. Savir and Z. Guo, "Test limitations of parametric faults in analog circuits," IEEE Trans. Instrum. Meas., vol. 52, no. 5, pp. 1444-1454, Oct. 2003.
    • (2003) IEEE Trans. Instrum. Meas. , vol.52 , Issue.5 , pp. 1444-1454
    • Savir, J.1    Guo, Z.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.