A 1000 FPS at 128 × 128 vision processor with 8-bit digitized I/O

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 7, 2004, Pages 1044-1055

  Cembrano, Gustavo Liñán ^a   Rodríguez Vázquez, Angel ^a   Galán, Ricardo Carmona ^a   Jimenez Garrido F ^a   Espejo, Servando ^a   Domínguez Castro, Rafael ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

Focal plane array processors; Mixed signal SIMD vision chips; Visual microprocessors

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER SOFTWARE; CONVOLUTION; DIGITAL CIRCUITS; IMAGE ANALYSIS; LIGHTING; MICROPROCESSOR CHIPS;

FOCAL PLANE ARRAY PROCESSORS; MIXED-SIGNAL SIMD; VISION CHIPS; VISUAL MICROPROCESSORS;

COMPUTER VISION;

EID: 3042762879     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.829931     Document Type: Conference Paper

References (22)

1. R. H. Masland, "The fundamental plan of the retina," Nature Neurosci., vol. 4, pp. 877-886, Sept. 2001.
2. B. Roska and F. Werblin, "Vertical interactions across ten parallel, stacked representations in the mammalian retina," Nature, no. 410, pp. 583-587, Mar. 2001.
3. B. Jahne, Handbook of Computer Vision and Applications, B. Jahne, H. Haubecker, and P. Geibler, Eds. London, U.K.: Academic, 1999.
4. P. Dudek, "A programmable focal-plane analogue processor array," Ph.D. dissertation, Univ. Manchester Inst. Sci. Technol., Manchester, U.K., 2000.
5. D.A. Martin, H. S. Lee, and I. Masaki, "A mixed signal array processor with early vision applications," IEEE J. Solid-State Circuits, vol. 33, pp. 497-502, Mar. 1998.
6. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer," IEEE Trans. Circuits Syst. II, vol. 40, pp. 163-173, Mar. 1993.
7. R. Etienne-Cummings, Z. K. Kalayjian, and D. Cai, "A programmable focal plane MIMD image processor chip," IEEE J. Solid State Circuits, vol. 36, pp. 64-73, Jan. 2001.
8. G. Liñán, "Design of low-power mixed-signal programmable vision chips," Ph.D. dissertation, Univ. Seville, Spain, 2002.
9. B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995.
10. G. Liñán-Cembrano, A. Rodríguez-Vázquez, R. Carmona, S. Espejo, and R. Domínguez-Castro, "Analog weight buffering strategy for CNN chips," in Proc. Int. Symp. Circuits and Systems (ISCAS 2003), vol. 3, Bangkok, Thailand, May 2003, pp. III-522-III-525.
11. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, pp. 1584-1614, Nov. 1996.
12. H. Wey and W. Guggenbuhl, "An improved correlated double sampling circuit for low noise charge-coupled-devices," IEEE Trans. Circuits Syst., vol. 37, pp. 1559-1565, Dec. 1990.
13. G. Torelli, L. Gonzo, M. Gottardi, F. Maloberti, A. Sartori, and A. Simoni, "Analog-to-digital conversion architectures for intelligent optical sensor arrays," in Proc. SPIE, 1996, pp. 254-264.
14. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
15. A. Rodríguez-Vázquez, M. Delgado-Restituto, J. L. Huertas, and F. Vidai, "Synthesis and design of nonlinear circuits," in The Circuits and Filters Handbook, W. K. Chen, Ed. New York: IEEE Press, 1995.
16. G. Liñán, A. Rodríguez-Vázquez, E. Roca, S. Espejo, and R. Domínguez-Castro, "A versatile sensor interface for programmable vision systems-on-chip," in Proc. SPIE Electronic Imaging 2003, Santa Clara, CA, Jan. 2003, pp. 38-47.
17. G. Liñán, S. Espejo, R. Domínguez-Castro, and A. Rodríguez-Vázquez, "ACE4k: An analog I/O 64 × 64 visual microprocessor chip with 7-bit analog accuracy," Int. J. Circuit Theory Applicat., vol. 30, no. 2-3, pp. 89-116, Mar. 2002.
18. R. Carmona Galán, F. Jiménez-Garrido, R. Domínguez-Castro, S. Espejo, T. Roska, C. Rekeczky, and A. Rodríguez-Vázquez, "A bio-inspired two-layer mixed-signal flexible programmable chip for early vision," IEEE Trans, Neural Networks, vol. 14, pp. 1313-1336, Sept. 2003.
19. 2I: A two-step approach to switched-currents," in Proc. IEEE Int. Symp. Circuits and System, May 1993, pp. 1235-1238.
20. Z.Wang, A.C.Bovik, H.R.Sheikh, and E.P. Simoncelli, "Image quality assessment: From error visibility to structural similarity," IEEE Trans. Image Processing, vol. 13, pp. 600-612, Apr. 2004.
21. TMS320c6414 DSP. Texas Instruments, Inc., Dallas, TX. [Online]. Available: http://www.ti.com
22. A. Paasio, A. Dawidziuk, K. Halonen, and V. Porra, "Minimum size 0.5 μm CMOS programmable 48 × 48 CNN test chip," in Proc. Eur. Conf. Circuit Theory and Design, Budapest, Hungary, Sept. 1997, pp. 154-156.