Streaming encryption for a secure wavelength and time domain hopped optical network

International Conference on Information Technology: Coding Computing, ITCC

Volumn 2, Issue , 2004, Pages 578-582

  Chan, Herwin ^a   Hodjat, Alireza ^a   Shi, Jun ^a   Wesel, Richard ^a   Verbauwhede, Ingrid ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODE DIVISION MULTIPLE ACCESS; CRYPTOGRAPHY; DATA TRANSFER; FIELD PROGRAMMABLE GATE ARRAYS; PIPELINE PROCESSING SYSTEMS; RANDOM PROCESSES; SECURITY OF DATA; TELECOMMUNICATION NETWORKS; WAVELENGTH DIVISION MULTIPLEXING;

DATA STREAMS; LINEAR FEEDBACK SHIFT REGISTERS (LFSR); OPTICAL NETWORKS; PIPELINING TECHNIQUES;

OPTICAL COMMUNICATION;

EID: 3042688576     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/itcc.2004.1286715     Document Type: Conference Paper

References (9)

1. S. Yegnanarayanan, A. S. Bhushan, and B. Jalali, "Fast wavelength-hopping time-spreading encoding/decoding for optical CDMA", IEEE Photonics Technology Letters, vol.12, (no.5), IEEE, May 2000.
2. C. F. Lam and E. Yablonovitch, "A fast wavelength hopped CDMA system for secure optical communications", Proceedings of the SPIE - Dallas, TX, SPIE-Int. Soc. Opt. Eng, 1998.
3. D. Carlson et al, "A high performance SSL IPSEC protocol aware security processor", ISSCC 2003.
4. D. K. Y. Tong et al, "A system level implementation of Rijndael on a memory-slot based FPGA card", IEEE Conference on Field-Programmable Technology, December 2002.
5. C. Chang and R. Melhem, "Arbitrary Size Benes Networks", Parallel Processing Letters, vol 7, no 3, pp 279-284 (1997).
6. National Institute of Standards and Technology (U.S.), Advanced Encryption Standard. Available at: http://csrc.nist.gov/publication/drafts/ dfips-AES.pdf
7. M. Dworkin, SP 800-38A 2001, "Recommendation for Block Cipher Modes of Operations", December 01.
8. th Asilomar Conference on Signals, Systems, and Computers, November 2003.
9. A. Hodjat, I. Verbauwhede, "Minimum Area Cost for a 30 to 70 Gbits/s AES Processor", IEEE Computer Society Annual Symposium on VLSI, February 2004.