PivotPoint: Clockless crossbar switch for high-performance embedded systems

IEEE Micro

Volumn 24, Issue 2, 2004, Pages 48-59

  Cummings, Uri ^a  

^a Fulcrum Microsystems   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; TIMING CIRCUITS;

CLOCKLESS CROSSBAR SWITCH; SYNCHRONOUS-ASYNCHRONOUS SYSTEM ON CHIP;

LOGIC CIRCUITS;

EID: 3042669127     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2004.1289291     Document Type: Article

References (11)

1. Optical Internetworking Forum System Packet Interface Level 4 (SPI-4) Phase 2 (OC-192 System Packet Interface); http://www.oiforum.com/public/impagreements.html.
2. IEEE Std. 1149.1-2001, Test Access Port and Boundary-Scan Architecture, IEEE, 2001.
3. A. Kondratyev, A. Streich, and L. Sorensen, "Testing of Asynchronous Designs by Inappropriate Means: Synchronous Approach," Proc. 8th Int'l Symp. Asynchronous Circuits and Systems (ASYNC 02), IEEE CS Press, 2002, pp. 171-180.
4. C. Myers, Asynchronous Circuit Design, John Wiley & Sons, 2001.
5. K.S. Stevens et al., "Energy and Performance Models for Clocked and Asynchronous Communication," Proc. 9th Int'l Symp. Asynchronous Circuits and Systems (ASYNC 03), IEEE CS Press, 2003, pp. 56-67.
6. C.A. Mead and L. A. Conway, Introduction to VLSI Systems, Addison-Wesley Longman, 1979.
7. I. Sutherland, "Micro Pipelines," Comm. ACM, vol. 32, no. 6, June 1989, pp. 720-738.
8. A.J. Martin, "The Limitations to Delay-Insensitivity in Asynchronous Circuits," Proc. 6th MIT Conf. Advanced Research in VLSI, ACM Press, 1990, ACM, pp. 263-278.
9. A.M. Lines, Pipelined Asynchronous Circuits, master's thesis, Dept. Computer Science, Caltech, 1996.
10. C. Berger and J. Lynch, Network Processing Forum Streaming Interface (NPSI) Implementation Agreement, 18 Oct., 2002, Revision 1.0, Network Processing Forum, 2002; www.npforum.org/techninfo/HWStreamingIA.pdf.
11. W.J. Bainbridge and S.B. Furber, "Delay Insensitive System-on-Chip Interconnect using 1-of-4 Data Encoding," Proc. 7th Int'l Symp. Asynchronous Circuits and Systems (ASYNC 01), IEEE CS Press 2001, pp. 118-126.