Using a communication architecture specification in an application-driven retargetable prototyping platform for multiprocessing

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1244-1249

  Zhu, Xinping ^a   Malik, Sharad ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; SOFTWARE PROTOTYPING; TELECOMMUNICATION SYSTEMS; ARCHITECTURE; COMMUNICATION; EMBEDDED SYSTEMS; EXHIBITIONS; OPTIMIZATION;

COMMUNICATION ARCHITECTURE; REGISTER TRANSFER LANGUAGES (RTL); SYSTEM-ON-THE-CHIP (SOC) DESIGN;

MULTIPROCESSING SYSTEMS; DESIGN;

COMMUNICATION ARCHITECTURES; COMMUNICATION PATTERN; DISTRIBUTED APPLICATIONS; EMBEDDED SYSTEM APPLICATIONS; EXECUTION-DRIVEN SIMULATION; PROCESSING ELEMENTS; PROTOTYPING PLATFORM; SYSTEM LEVEL DESIGN;

EID: 3042656661     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. ARMn Simulator, http://www.ee.princeton.edu/~mescal/software.html.
2. The Metropolis Project, http://www.gigascale.org/metropolis.
3. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino. Systeme cosimulation and emulation of multiprocessor SoC designs. IEEE Computer, 36(4), 2003.
4. CoWare Inc. CoWare ConvergenSC System Designer. http://www.coware. com.
5. W. J. Dally. Virtual-channel flow control. IEEE Transactions on Parallel and Distributed Systems, 3(2), 1992.
6. E. Gamma, R. Helm, R. Johnson, and J. Vlissides. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley Publishing Company, New York, NY, 1995.
7. Intel Corp. Intel IXP2800 Network Processor, http://www.intel.com/design/ network/products/npfamily/docs/ixp2800_docs%.htm.
8. D. Jaggar and D. Seal. ARM Architecture Reference Manual (2nd Edition). Addison-Wesley, 2000.
9. W. B. Ligon III and U. Ramachandran. Toward a more realistic performance evaluation of interconnection networks. IEEE Transactions on Parallel and Distributed Systems, 8(7), 1997.
10. Message Passing Interface Forum. MPI: A Message Passing Interface Standard. Technical report, University of Tennessee, Knoxville. Tennessee, US, 1994.
11. Open SystemC Initiative. SystemC. http://systemc.org.
12. P. G. Paulin, C. Pilkinton, and E. Bensoudane. StepNP: A system-level exploration platform for network processors. IEEE Design & Test Computers, 19(6), 2002.
13. W. Qin and S. Malik. Flexible and formal modeling of microprocessors with application to retargetable simulation. In Proceedings of 2003 Design Automation and Test in Europe Conference (DATE 03), 2003.
14. W. Qin, S. Rajagopalan, M. Vaccharajani, H. Wang, X. Zhu, D. August, K. Keutzer, S. Malik, and L.-S. Peh. Design tools for application specific embedded processors. In Proceedings of Second International Workshop on Embedded Software (EMSOFT '02), 2002.
15. B. Schneier. Applied Cryptography. John Wiley & Sons, New York, NY, 1996.
16. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Huffman, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. The Raw Microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro, 22(2), 2002.
17. Tensilica, Inc. Xtensa Instruction Set Simulator and Xtensa Modeling Protocol. http://www.tensilica.com.
18. M. Vachharajani, N. Vachharajani, D. A. Penry, J. A. Blome, and D. I. August. Microarchitectural exploration with Liberty. In Proceedings of the 35th International Symposium on Microarchitecture (MICRO), 2002.
19. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: A power-performance simulator for interconnection networks. In Proceedings of the 35th International Symposium on Microarchitecture (MICRO), 2002.
20. X. Zhu and S. Malik. A hierarchical modeling framework for on-chip communication architectures. In Proc. International Conference on Computer-Aided Design, 2002.