Non-intrusive concurrent error detection in FSMs through state/output compaction and monitoring via parity trees

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 1164-1165

  Drineas, Petros ^a   Makris, Yiorgos ^a  

^a YALE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPACTED STATE; CONCURRENT ERROR DETECTION; ERROR INFORMATION; FAULT MODEL; HARDWARE OVERHEADS; NON-INTRUSIVE; PARITY FUNCTIONS; RANDOMIZED ALGORITHMS;

EXHIBITIONS; FORESTRY; HARDWARE;

COMPACTION;

EID: 3042647420     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253783     Document Type: Conference Paper

References (11)

1. P. Raghavan and C. Thompson, Randomized rounding: A technique for provably good algorithms and algorithmic proofs, Combinatorica, vol. 7, no. 4, pp. 365-374, 1987
2. G. Aksenova and E. Sogomonyan, Synthesis of built-in test circuits for automata with memory, Automation and Remote Control, vol. 32, no. 9, pp. 1492-1500, 1971
3. V. V. Danilov, N. V. Kolesov, and B. P. Podkopaev, An algebraic model for the hardware monitoring of automata, Automation and Remote Control, vol. 36, no. 6, pp. 984-991, 1975
4. G. Aksenova and E. Sogomonyan, Design of self-checking built-in check circuits for automata with memory, Automation and Remote Control, vol. 36, no. 7, pp. 1169-1177, 1975
5. S. Dhawan and R. C. De Vries, Design of self-checking sequential machines, IEEE Transactions on Computers, vol. 37, no. 10, pp. 1280-1284, 1988
6. M. Gossel and S. Graf, Error Detection Circuits, McGraw-Hill, 1993
7. S. Tarnick, Bounding error masking in linear output space compression schemes, in Asian Test Symposium, 1994, pp. 27-32
8. R. A. Parekhji, G. Venkatesh, and S. D. Sherlekar, Concurrent error detection using monitoring machines, IEEE Design and Test of Computers, vol. 12, no. 3, pp. 24-32, 1995
9. S. J. Piestrak, Self-checking design in Eastern Europe, IEEE Design and Test of Computers, vol. 13, no. 1, pp. 16-25, 1996
10. K. Chakrabarty and J. P. Hayes, Test response compaction using multiplexed parity trees, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 15, no. 11, pp. 1399-1408, 1996
11. O. Sinanoglu and A. Orailoglu, Space and time compaction schemes for embedded cores, in International Test Conference, 2001, pp. 521-529