메뉴 건너뛰기




Volumn 2, Issue , 2003, Pages 270-273

A framework for generic physics based double-gate MOSFET modeling

Author keywords

BSIM; Circuit Simulation; CMOS Device; Device model; Double gate MOSFET; SPICE

Indexed keywords

BOUNDARY CONDITIONS; CHANNEL CAPACITY; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DATA STRUCTURES; ELECTRIC CURRENTS; FABRICATION; FERMI LEVEL; GATES (TRANSISTOR); MATHEMATICAL MODELS;

EID: 2942642248     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (12)

References (6)
  • 1
    • 85056911965 scopus 로고
    • Monte Carlo simulation of a 30-nm dual-gate MOSFET: How far can silicon go?
    • D. Frank, S. Laux, and M. Fischetti, "Monte Carlo Simulation of a 30-nm Dual-Gate MOSFET: How Far Can Silicon Go?" in IEDM Tech. Dig., 1992, pp. 553
    • (1992) IEDM Tech. Dig. , pp. 553
    • Frank, D.1    Laux, S.2    Fischetti, M.3
  • 3
    • 0033732282 scopus 로고    scopus 로고
    • An analytical solution to a double-gate MOSFET with undoped body
    • July
    • Y. Taur, "An Analytical Solution to a Double-gate MOSFET with Undoped Body", IEEE Electron Device Letters, vol. 21, pp. 245-247, July 2000
    • (2000) IEEE Electron Device Letters , vol.21 , pp. 245-247
    • Taur, Y.1
  • 4
    • 0035694506 scopus 로고    scopus 로고
    • Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs
    • December
    • Y. Taur, "Analytic Solutions of Charge and Capacitance in Symmetric and Asymmetric Double-Gate MOSFETs", IEEE Trans. of Electron Devices, vol. 48, no. 12, pp. 2861-2869, December 2001
    • (2001) IEEE Trans. of Electron Devices , vol.48 , Issue.12 , pp. 2861-2869
    • Taur, Y.1
  • 5
    • 0029406130 scopus 로고
    • Threshold voltage model for deep-submicrometer fully-depleted SOI MOSFETs
    • Nov.
    • S. R. Banna, P. C.-H. Chan, P. K. Ko, C. T. Nguyen, and M. Chan, "Threshold Voltage Model for Deep-Submicrometer Fully-Depleted SOI MOSFETs", IEEE Trans. on Electron Devices, Vol. 42, No. 11, pp. 1949-1955, Nov. 1995.
    • (1995) IEEE Trans. on Electron Devices , vol.42 , Issue.11 , pp. 1949-1955
    • Banna, S.R.1    Chan, P.C.-H.2    Ko, P.K.3    Nguyen, C.T.4    Chan, M.5
  • 6
    • 0032187666 scopus 로고    scopus 로고
    • Generalized scale length for two-dimensional effects in MOSFET's
    • October
    • D. J. Frank, Y. Taur, H.-S. P. Wong, "Generalized Scale Length for Two-Dimensional Effects in MOSFET's", IEEE Electron Device Letters, vol. 19, no. 10, pp. 385-387, October 1998
    • (1998) IEEE Electron Device Letters , vol.19 , Issue.10 , pp. 385-387
    • Frank, D.J.1    Taur, Y.2    Wong, H.-S.P.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.