Rank-order filter using multiple-winners-take-all

Midwest Symposium on Circuits and Systems

Volumn 1, Issue , 2000, Pages 482-485

  Dake, Tuli L E ^a   Cilingiroglu, Ugur ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT LAYOUT; LINEAR INTEGRATED CIRCUITS; LOGIC GATES; PARALLEL PROCESSING SYSTEMS; THRESHOLD LOGIC; TRANSISTORS; VLSI CIRCUITS;

ANALOG CIRCUITS; CAPACITIVE THRESHOLD LOGIC; MULTIPLE WINNERS TAKE ALL; RANK ORDER FILTER;

ELECTRIC FILTERS;

EID: 0034464306     PISSN: None     EISSN: None     Source Type: Journal    
DOI: 10.1109/MWSCAS.2000.951688     Document Type: Article

References (17)

1. Parallel processing architecture for ROF
2. Weighted median filters: A tutorial
3. CNN, applications
4. A VLSI median filter for impulse noise elimination in composite or component TV signals
5. An analog median filter with linear complexity for real-time processing
6. Design and implentation of a single chip 1-D median filter
7. Recursive algorithms and VLSI implementation for median filtering
8. Design and implementation of a general purpose median filter unit in CMOS VLSI
9. Fast algorithms for running ordering and max/min calculation
10. Weighted median filters: A tutorial
11. Fault-tolerant rank-order filtering for image enhancement
12. A capacitive threshold logic gate
13. Rank order filtering in analog VLSI
14. Direct analog rank filtering
15. An analog circuit technique for finding the median
16. Analog rank extractors
17. A high-speed median circuit