A 40GHz clock 160Gb/s 4×4 switch circuit using single flux quantum technology for high-speed packet switching systems

IEEE Workshop on High Performance Switching and Routing, HPSR

Volumn , Issue , 2004, Pages 20-23

  Yorozu, S ^a   Hashimoto, Y ^a   Kameda, Y ^a   Terai, H ^b   Fujimaki, A ^c   Yoshikawa, N ^d  

^a SUPERCONDUCTIVITY RESEARCH LABORATORY   (Japan)

^b NATIONAL INSTITUTE OF INFORMATION AND COMMUNICATIONS TECHNOLOGY   (Japan)

^c NAGOYA UNIVERSITY   (Japan)

^d YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

Packet switch; Single flux quantum circuit; Superconducting device

Indexed keywords

DIGITAL STORAGE; PACKET SWITCHING; ROUTERS; SEMICONDUCTOR DEVICES; SWITCHING CIRCUITS; TELECOMMUNICATION SYSTEMS;

CIRCUIT SUPERCONDUCTING DEVICE; DATA PARALLELIZED SEMICONDUCTOR SWITCH; PACKET SWITCH; SINGLE FLUX QUANTUM;

TIMING CIRCUITS;

EID: 2942562371     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. K. Likharev and V. Semenov, "RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems", IEEE Trans. on Appl. Supercond., vol. 1, pp. 3814-3816, March 1991.
2. N. McKeown, "The (SLIP Scheduling Algorithm for Input-Queued Switches", IEEE/ACM Transactions on Networking, vol. 7, No. 42, pp. 188-201, April 1999.
3. N. Dubash, V. Borzenets, Y. Zhang, V. Kaplunenko, J. Spargo, A. Smith, T. Van Duzer, "System demonstration of a multigigabit network switch", IEEE Trans. on Microwave Theory Tech., vol.48, pp. 1209-1215, July 2000.
4. S. Yorozu, Y. Kameda, Y. Arakawa, H. Hayakawa, S. Tahara, "A novel single flux quantum speed conversion buffer for the internal speedup architecture," Physica C 372-376, pp. 127-130, 2002.
5. Y. Kameda, S. Yorozu, H. Terai, A. Fujimaki, "High-Speed Operation of a Single-Flux-Quantum (SFQ) Cross/Bar Switch up to 35GHz," Jpn. J. Appl. Phys. Vol. 42, pp. 2163-2166, 2003.
6. S. Yorozu, Y. Kameda, H. Terai, A. Fujimaki, T. Yamada, and S. Tahara, "A single flux quantum standard logic cell library", Physica C, 378-381, pp. 1471-1474, 2002.
7. Y. Hashimoto, S. Yorozu, Y. Kameda, V. Semenov, "A Design Approach to Passive Interconnects for Single Flux Quantum Logic Circuits," IEEE Trans. Appl. Supercond. Vol. 13, pp. 535-538, 2003.
8. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield", IEEE Trans. on Appl. Supercond., vol. 5, pp. 2447-2452, June 1995.
9. A. Kirichenko, O. Mukhanov, and A. Ryzhikh, "Advanced on-chip test technology for RSFQ circuits," IEEE Trans. Appl. Supercond., vol. 7, pp. 3438-3441, 1997.
10. T. Yamada, A. Sekiya, A. Akahori, A. Fujimaki, H. Hayakawa, Y. Kameda, S. Yorozu, and H. Terai, "On-chip test of the shift register for high-end network switch based on cell-based design," Supercond. Sci. Technol., vol. 14, No. 12, pp. 1071-1074, 2001.